Searched refs:CLK_TOP_APLL_I2SIN4 (Results 1 – 2 of 2) sorted by relevance
83 #define CLK_TOP_APLL_I2SIN4 70 macro
929 MUX_DIV_GATE(CLK_TOP_APLL_I2SIN4, "apll_i2sin4_m", apll_m_parents,