Searched refs:CLK_TOP_APLL_I2SIN2 (Results 1 – 2 of 2) sorted by relevance
81 #define CLK_TOP_APLL_I2SIN2 68 macro
924 MUX_DIV_GATE(CLK_TOP_APLL_I2SIN2, "apll_i2sin2_m", apll_m_parents,