Home
last modified time | relevance | path

Searched refs:CLK_TOP_APLL_I2SIN0 (Results 1 – 2 of 2) sorted by relevance

/linux/include/dt-bindings/clock/
H A Dmediatek,mt8196-clock.h79 #define CLK_TOP_APLL_I2SIN0 66 macro
/linux/drivers/clk/mediatek/
H A Dclk-mt8196-topckgen.c920 MUX_DIV_GATE(CLK_TOP_APLL_I2SIN0, "apll_i2sin0_m", apll_m_parents,