Home
last modified time | relevance | path

Searched refs:getVT (Results 1 – 25 of 48) sorted by relevance

12

/freebsd/contrib/llvm-project/llvm/lib/CodeGen/
H A DValueTypes.cpp247 MVT MVT::getVT(Type *Ty, bool HandleUnknown){ in getVT() function in MVT
288 getVT(VTy->getElementType(), /*HandleUnknown=*/ false), in getVT()
302 return MVT::getVT(Ty, HandleUnknown); in getEVT()
/freebsd/contrib/llvm-project/llvm/utils/TableGen/
H A DDAGISelMatcherEmitter.cpp725 OS << "/*" << getEnumName(cast<CheckValueTypeMatcher>(N)->getVT()) in EmitMatcher()
728 EmitVBRValue(cast<CheckValueTypeMatcher>(N)->getVT(), OS); in EmitMatcher()
787 MVT::SimpleValueType VT = cast<EmitIntegerMatcher>(N)->getVT(); in EmitMatcher()
812 MVT::SimpleValueType VT = cast<EmitStringIntegerMatcher>(N)->getVT(); in EmitMatcher()
837 MVT::SimpleValueType VT = Matcher->getVT(); in EmitMatcher()
1016 OS << "/*" << getEnumName(EN->getVT(i)) << "*/"; in EmitMatcher()
1017 NumTypeBytes += EmitVBRValue(EN->getVT(i), OS); in EmitMatcher()
/freebsd/contrib/llvm-project/llvm/utils/TableGen/Common/
H A DDAGISelMatcher.h693 MVT::SimpleValueType getVT() const { return VT; } in getVT() function
845 MVT::SimpleValueType getVT() const { return VT; } in getVT() function
872 MVT::SimpleValueType getVT() const { return VT; } in getVT() function
902 MVT::SimpleValueType getVT() const { return VT; } in getVT() function
1053 MVT::SimpleValueType getVT(unsigned i) const { in getVT() function
H A DDAGISelMatcher.cpp406 return CVT->getVT() != getVT(); in isContradictoryImpl()
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/GISel/
H A DRISCVCallLowering.cpp448 MVT ArgVT = MVT::getVT(ArgIdx.value().Ty); in canLowerReturn()
455 MVT VT = MVT::getVT(Outs[I].Ty); in canLowerReturn()
/freebsd/contrib/llvm-project/llvm/include/llvm/CodeGenTypes/
H A DMachineValueType.h513 LLVM_ABI static MVT getVT(Type *Ty, bool HandleUnknown = false);
/freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/
H A DLoongArchISelDAGToDAG.cpp331 cast<VTSDNode>(N.getOperand(1))->getVT() == MVT::i32) { in selectSExti32()
H A DLoongArchISelLowering.cpp2746 dyn_cast<VTSDNode>(Op0.getOperand(1))->getVT().bitsLT(MVT::i32)) in lowerUINT_TO_FP()
2771 dyn_cast<VTSDNode>(Op0.getOperand(1))->getVT().bitsLE(MVT::i32)) in lowerSINT_TO_FP()
4960 if ((TypeNode->getVT() == MVT::i8) || (TypeNode->getVT() == MVT::i16)) { in checkValueWidth()
4968 if ((TypeNode->getVT() == MVT::i8) || (TypeNode->getVT() == MVT::i16)) { in checkValueWidth()
/freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVISelDAGToDAG.cpp547 N0.hasOneUse() && cast<VTSDNode>(N0.getOperand(1))->getVT() == MVT::i32) { in tryShrinkShlLogicImm()
660 cast<VTSDNode>(N0.getOperand(1))->getVT().getSizeInBits(); in trySignedBitfieldExtract()
1325 cast<VTSDNode>(N0.getOperand(1))->getVT().getSizeInBits(); in Select()
1411 cast<VTSDNode>(X.getOperand(1))->getVT() == MVT::i32) { in Select()
1438 cast<VTSDNode>(X.getOperand(1))->getVT() == MVT::i32; in Select()
3256 cast<VTSDNode>(N.getOperand(1))->getVT().getSizeInBits() == Bits) { in selectSExtBits()
/freebsd/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86InterleavedAccess.cpp555 MVT VT = MVT::getVT(Shuffles[0]->getType()); in deinterleave8bitStride3()
/freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/
H A DHexagonISelDAGToDAG.cpp1615 : cast<VTSDNode>(N.getOperand(1))->getVT(); in DetectUseSxtw()
1644 EVT T = cast<VTSDNode>(N.getOperand(1))->getVT(); in DetectUseSxtw()
1693 if (T->getVT().getSizeInBits() == NumBits) { in keepsLowBits()
1766 return VN->getVT().getSizeInBits() <= 16; in isPositiveHalfWord()
H A DHexagonISelLowering.cpp1148 EVT OrigTy = cast<VTSDNode>(Op.getOperand(1))->getVT(); in LowerSETCC()
2136 Info.memVT = MVT::getVT(ElTy); in getTgtMemIntrinsic()
2161 Info.memVT = MVT::getVT(VecTy); in getTgtMemIntrinsic()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAG.cpp1233 EVT VT = cast<VTSDNode>(N)->getVT(); in RemoveNodeFromCSEMaps()
3923 EVT EVT = cast<VTSDNode>(Op.getOperand(1))->getVT(); in computeKnownBits()
4093 EVT VT = cast<VTSDNode>(Op.getOperand(1))->getVT(); in computeKnownBits()
4388 EVT VT = cast<VTSDNode>(Op.getOperand(1))->getVT(); in computeKnownBits()
4747 Tmp = cast<VTSDNode>(Op.getOperand(1))->getVT().getSizeInBits(); in ComputeNumSignBits()
4750 Tmp = cast<VTSDNode>(Op.getOperand(1))->getVT().getSizeInBits(); in ComputeNumSignBits()
4862 Tmp = cast<VTSDNode>(Op.getOperand(1))->getVT().getScalarSizeInBits(); in ComputeNumSignBits()
4869 Tmp = cast<VTSDNode>(Op.getOperand(1))->getVT().getScalarSizeInBits(); in ComputeNumSignBits()
7000 EVT EVT = cast<VTSDNode>(Ops[1])->getVT(); in FoldConstantArithmetic()
7654 EVT EVT = cast<VTSDNode>(N2)->getVT(); in getNode()
[all …]
H A DSelectionDAGDumper.cpp809 OS << ":" << N->getVT(); in print_details()
H A DSelectionDAGISel.cpp2961 if (cast<VTSDNode>(N)->getVT() == VT) in CheckValueType()
2965 return VT == MVT::iPTR && cast<VTSDNode>(N)->getVT() == TLI->getPointerTy(DL); in CheckValueType()
H A DDAGCombiner.cpp3361 if (TN->getVT() == MVT::i1) { in visitADDLikeCommutative()
4352 if (TN->getVT() == MVT::i1) { in visitSUB()
6975 cast<VTSDNode>(Op.getOperand(1))->getVT() : in SearchForAndLoads()
11430 VT0 = cast<VTSDNode>(Op0.getOperand(1))->getVT(); in foldABSToABD()
11431 VT1 = cast<VTSDNode>(Op1.getOperand(1))->getVT(); in foldABSToABD()
11482 EVT ExtVT = cast<VTSDNode>(N0.getOperand(1))->getVT(); in visitABS()
14453 EVT ExtVT = cast<VTSDNode>(N0->getOperand(1))->getVT(); in visitSIGN_EXTEND()
15207 EVT AssertVT = cast<VTSDNode>(N1)->getVT(); in visitAssertExt()
15211 AssertVT == cast<VTSDNode>(N0.getOperand(1))->getVT()) in visitAssertExt()
15223 EVT BigA_AssertVT = cast<VTSDNode>(BigA.getOperand(1))->getVT(); in visitAssertExt()
[all …]
/freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/
H A DSystemZOperators.td579 return cast<VTSDNode>(N->getOperand(1))->getVT() == MVT::i32;
582 return cast<VTSDNode>(N->getOperand(1))->getVT() == MVT::i32;
/freebsd/contrib/llvm-project/llvm/lib/Target/ARC/
H A DARCISelLowering.cpp207 unsigned Width = cast<VTSDNode>(Op.getOperand(1))->getVT().getSizeInBits(); in LowerSIGN_EXTEND_INREG()
/freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIISelLowering.cpp1342 Info.memVT = MVT::getVT(CI.getArgOperand(0)->getType()); in getTgtMemIntrinsic()
1373 Info.memVT = MVT::getVT(CI.getType()); in getTgtMemIntrinsic()
1387 Info.memVT = MVT::getVT(CI.getOperand(0)->getType()); in getTgtMemIntrinsic()
1396 Info.memVT = MVT::getVT(CI.getType()); in getTgtMemIntrinsic()
1412 Info.memVT = MVT::getVT(CI.getType()); in getTgtMemIntrinsic()
1422 Info.memVT = MVT::getVT(CI.getType()); in getTgtMemIntrinsic()
1434 MVT::getVT(IntrID == Intrinsic::amdgcn_image_bvh_intersect_ray in getTgtMemIntrinsic()
1452 Info.memVT = MVT::getVT(CI.getType()); in getTgtMemIntrinsic()
1473 Info.memVT = MVT::getVT(CI.getType()); in getTgtMemIntrinsic()
12526 NarrowVT = VTSign->getVT(); in calculateSrcByte()
[all …]
H A DAMDGPUTargetTransformInfo.cpp959 MVT VT = MVT::getVT(ReadReg->getType()); in isReadRegisterSourceOfDivergence()
/freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp4634 EVT SatVT = cast<VTSDNode>(Op.getOperand(1))->getVT(); in LowerVectorFP_TO_INT_SAT()
4742 EVT SatVT = cast<VTSDNode>(Op.getOperand(1))->getVT(); in LowerFP_TO_INT_SAT()
7450 EVT ExtraVT = cast<VTSDNode>(Op.getOperand(1))->getVT(); in LowerOperation()
10424 cast<VTSDNode>(Val.getOperand(1))->getVT().getFixedSizeInBits() - in lookThroughSignExtension()
16355 MVT EleVT = MVT::getVT(VecTy).getVectorElementType(); in getTgtMemIntrinsic()
16393 MVT EleVT = MVT::getVT(VecTy).getVectorElementType(); in getTgtMemIntrinsic()
16414 Info.memVT = MVT::getVT(ValTy); in getTgtMemIntrinsic()
16425 Info.memVT = MVT::getVT(ValTy); in getTgtMemIntrinsic()
16453 Info.memVT = MVT::getVT(I.getType()); in getTgtMemIntrinsic()
16464 Info.memVT = MVT::getVT(I.getOperand(0)->getType()); in getTgtMemIntrinsic()
[all …]
H A DAArch64ISelDAGToDAG.cpp814 SrcVT = cast<VTSDNode>(N.getOperand(1))->getVT(); in getExtendTypeForNode()
2655 unsigned Width = cast<VTSDNode>(N->getOperand(1))->getVT().getSizeInBits(); in isBitfieldExtractOpFromSExtInReg()
7432 return cast<VTSDNode>(Root->getOperand(3))->getVT(); in getMemVTFromNode()
7434 return cast<VTSDNode>(Root->getOperand(4))->getVT(); in getMemVTFromNode()
/freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/
H A DCallLowering.cpp1098 MVT VT = MVT::getVT(Outs[I].Ty); in checkReturn()
/freebsd/contrib/llvm-project/llvm/include/llvm/Target/
H A DTargetSelectionDAG.td1127 def vtInt : PatLeaf<(vt), [{ return N->getVT().isInteger(); }]>;
1128 def vtFP : PatLeaf<(vt), [{ return N->getVT().isFloatingPoint(); }]>;
/freebsd/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyISelLowering.cpp2279 cast<VTSDNode>(Op.getOperand(1).getNode())->getVT().getSimpleVT(); in LowerSIGN_EXTEND_INREG()
2868 EVT SatVT = cast<VTSDNode>(Op.getOperand(1))->getVT(); in LowerFP_TO_INT_SAT()

12