| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64Schedule.td | 25 def WriteISReg : SchedWrite; // ALU of Shifted-Reg
28 def ReadISReg : SchedRead; // ALU of Shifted-Reg
|
| H A D | AArch64SchedA55.td | 68 def : WriteRes<WriteISReg, [CortexA55UnitALU]> { let Latency = 3; } // ALU of Shifted-Reg
223 // Shifted operand
|
| H A D | AArch64AsmPrinter.cpp | 2494 uint64_t Shifted = UOffset >> BitPos; in LowerMOVaddrPAC() local
2496 return Shifted != 0; in LowerMOVaddrPAC()
2498 if (((Shifted >> I) & 0xffff) != 0xffff) in LowerMOVaddrPAC()
|
| H A D | AArch64SchedTSV110.td | 377 // Shifted Register with Shift == 0
|
| H A D | AArch64SchedA57.td | 144 // Shifted Register with Shift == 0
|
| H A D | AArch64SchedAmpere1.td | 591 } // ALU of Shifted-Reg
|
| H A D | AArch64SchedAmpere1B.td | 547 } // ALU of Shifted-Reg
|
| H A D | AArch64SchedA510.td | 70 def : WriteRes<WriteISReg, [CortexA510UnitALU]> { let Latency = 2; } // ALU of Shifted-Reg
|
| H A D | AArch64SchedA320.td | 59 def : WriteRes<WriteISReg, [CortexA320UnitALU]> { let Latency = 2; } // ALU of Shifted-Reg
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMFrameLowering.cpp | 3221 unsigned Shifted = 0; in alignToARMConstant() local
3228 Shifted += 2; in alignToARMConstant()
3237 if (Shifted > 24) in alignToARMConstant()
3238 Value = Value >> (Shifted - 24); in alignToARMConstant()
3240 Value = Value << (24 - Shifted); in alignToARMConstant()
|
| H A D | ARMScheduleM7.td | 322 // Shifted ALU operands are read a cycle early.
|
| H A D | ARMInstrThumb2.td | 54 // Shifted operands. No register controlled shifts for Thumb2.
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86InstCombineIntrinsic.cpp | 2232 Value *Shifted = IC.Builder.CreateLShr(Masked, ShiftAmt); in instCombineIntrinsic() local
2233 return IC.replaceInstUsesWith(II, Shifted); in instCombineIntrinsic()
2275 Value *Shifted = IC.Builder.CreateShl(Input, ShiftAmt); in instCombineIntrinsic() local
2276 Value *Masked = IC.Builder.CreateAnd(Shifted, II.getArgOperand(1)); in instCombineIntrinsic()
|
| /freebsd/contrib/llvm-project/llvm/lib/Analysis/ |
| H A D | ScalarEvolution.cpp | 5908 const SCEV *Shifted = SCEVShiftRewriter::rewrite(BEValue, L, *this); in createAddRecFromPHI() local
5909 const SCEV *Start = SCEVInitRewriter::rewrite(Shifted, L, *this, false); in createAddRecFromPHI()
5910 if (Shifted != getCouldNotCompute() && Start != getCouldNotCompute() && in createAddRecFromPHI()
5911 isGuaranteedNotToCauseUB(Shifted) && ::impliesPoison(Shifted, Start)) { in createAddRecFromPHI()
5918 insertValueToMap(PN, Shifted); in createAddRecFromPHI()
5919 return Shifted; in createAddRecFromPHI()
13506 const SCEV *Shifted = SE.getAddRecExpr(Operands, getLoop(), in getNumIterationsInRange() local
13508 if (const auto *ShiftedAddRec = dyn_cast<SCEVAddRecExpr>(Shifted)) in getNumIterationsInRange()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonVectorCombine.cpp | 1853 Value *Shifted = Op.X.Sgn == Signed || Op.Y.Sgn == Signed in processFxpMulChopped() local
1856 return Builder.CreateTrunc(Shifted, InpTy, "trn"); in processFxpMulChopped()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | LegalizerHelper.cpp | 4323 auto Shifted = MIRBuilder.buildShl(IntTy, ZExt, ShiftAmt); in scalarizeVectorBooleanStore() local
4324 CurrVal = MIRBuilder.buildOr(IntTy, CurrVal, Shifted); in scalarizeVectorBooleanStore()
4481 auto Shifted = MIRBuilder.buildAShr(Ty, Res, ShiftAmt); in lower() local
4482 MIRBuilder.buildICmp(CmpInst::ICMP_NE, Overflow, HiPart, Shifted); in lower()
9233 auto Shifted = MIRBuilder.buildInstr(ShiftOp, {WideTy}, {Mul, ShiftAmt}); in lowerSMULH_UMULH() local
9234 MIRBuilder.buildTrunc(Result, Shifted); in lowerSMULH_UMULH()
|
| /freebsd/contrib/llvm-project/clang/lib/Format/ |
| H A D | Format.cpp | 3772 auto Shifted = tooling::Replacement(FileName, NewOffset, 0, in fixCppIncludeInsertions() local
3774 Result = Result.merge(tooling::Replacements(Shifted)); in fixCppIncludeInsertions()
|
| /freebsd/contrib/llvm-project/llvm/lib/Transforms/Utils/ |
| H A D | SimplifyCFG.cpp | 7054 Value *Shifted = Builder.CreateLShr(TableMask, MaskIndex, "switch.shifted"); in switchToLookupTable() local
7056 Shifted, Type::getInt1Ty(Mod.getContext()), "switch.lobit"); in switchToLookupTable()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/LoongArch/ |
| H A D | LoongArchInstrInfo.td | 1413 /// Shifted addition
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 14851 auto Shifted = DAG.getNode(ISD::SRL, DL, MVT::i64, SubNode, in generateEquivalentSub() local
14853 auto Final = Shifted; in generateEquivalentSub()
14857 Final = DAG.getNode(ISD::XOR, DL, MVT::i64, Shifted, in generateEquivalentSub()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 13926 SDValue Shifted = DAG.getNode(ISD::SRL, DL, XLenVT, in lowerGET_ROUNDING() local
13928 SDValue Masked = DAG.getNode(ISD::AND, DL, XLenVT, Shifted, in lowerGET_ROUNDING()
13957 SDValue Shifted = DAG.getNode(ISD::SRL, DL, XLenVT, in lowerSET_ROUNDING() local
13959 RMValue = DAG.getNode(ISD::AND, DL, XLenVT, Shifted, in lowerSET_ROUNDING()
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 661 SDValue MatchRotatePosNeg(SDValue Shifted, SDValue Pos, SDValue Neg,
8765 SDValue DAGCombiner::MatchRotatePosNeg(SDValue Shifted, SDValue Pos, in MatchRotatePosNeg() argument
8777 EVT VT = Shifted.getValueType(); in MatchRotatePosNeg()
8780 return DAG.getNode(HasPos ? PosOpcode : NegOpcode, DL, VT, Shifted, in MatchRotatePosNeg()
|
| H A D | TargetLowering.cpp | 11212 SDValue Shifted = in expandFixedPointMul() local
11215 Hi = DAG.getNode(ISD::TRUNCATE, dl, VT, Shifted); in expandFixedPointMul()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIISelLowering.cpp | 15618 SDValue Shifted = DAG.getZExtOrTrunc( in performCvtF32UByteNCombine() local
15629 MVT::f32, Shifted); in performCvtF32UByteNCombine()
|
| /freebsd/contrib/ncurses/misc/ |
| H A D | terminfo.src | 2159 # Shifted f1-f12 give cons25 codes, rather than xterm function-keys
2481 # Scroll 0-Jump Shifted 3 0-#
4298 # Shifted F1 is F11. F13-F20 inherit from the defaults, and the last distinct
7715 # Shifted cursor-keys send nothing, but xterm modifiers for control+shift
11721 # Shifted Function Keys:
15323 # 1= Shifted
|