| /freebsd/contrib/llvm-project/llvm/tools/llvm-readobj/ |
| H A D | ARMWinEHPrinter.cpp | 332 SW.startLine() << format("0x%02x ; %s sp, #(%u * 4)\n", in opcode_0xxxxxxx()
349 SW.startLine() << format("0x%02x 0x%02x ; %s.w ", in opcode_10Lxxxxx()
362 SW.startLine() << format("0x%02x ; mov r%u, sp\n", in opcode_1100xxxx()
365 SW.startLine() << format("0x%02x ; mov sp, r%u\n", in opcode_1100xxxx()
379 SW.startLine() << format("0x%02x ; %s ", OC[Offset], in opcode_11010Lxx()
396 SW.startLine() << format("0x%02x ; %s.w ", OC[Offset], in opcode_11011Lxx()
410 SW.startLine() << format("0x%02x ; %s ", OC[Offset], in opcode_11100xxx()
423 SW.startLine() << format("0x%02x 0x%02x ; %s.w sp, #(%u * 4)\n", in opcode_111010xx()
437 SW.startLine() << format("0x%02x 0x%02x ; %s ", OC[Offset + 0], in opcode_1110110L()
451 SW.startLine() << format("0x%02x 0x%02x ; reserved\n", in opcode_11101110()
[all …]
|
| H A D | WindowsResourceDumper.cpp | 57 SW.printString("Resource type (string)", NarrowStr); in printEntry()
62 SW.printString("Resource type (int)", IDStr); in printEntry()
67 SW.printString("Resource name (string)", NarrowStr); in printEntry()
69 SW.printNumber("Resource name (int)", Ref.getNameID()); in printEntry()
71 SW.printNumber("Data version", Ref.getDataVersion()); in printEntry()
72 SW.printHex("Memory flags", Ref.getMemoryFlags()); in printEntry()
73 SW.printNumber("Language ID", Ref.getLanguage()); in printEntry()
74 SW.printNumber("Version (major)", Ref.getMajorVersion()); in printEntry()
75 SW.printNumber("Version (minor)", Ref.getMinorVersion()); in printEntry()
76 SW in printEntry()
[all...] |
| H A D | ARMEHABIPrinter.h | 28 ScopedPrinter &SW; variable
65 OpcodeDecoder(ScopedPrinter &SW) : SW(SW), OS(SW.getOStream()) {} in OpcodeDecoder() argument
100 SW.startLine() << format("0x%02X ; vsp = vsp + %u\n", Opcode, in Decode_00xxxxxx()
106 SW.startLine() << format("0x%02X ; vsp = vsp - %u\n", Opcode, in Decode_01xxxxxx()
115 SW.startLine() in Decode_1000iiii_iiiiiiii()
125 SW.startLine() << format("0x%02X ; reserved (ARM MOVrr)\n", Opcode); in Decode_10011101()
130 SW.startLine() << format("0x%02X ; reserved (WiMMX MOVrr)\n", Opcode); in Decode_10011111()
135 SW.startLine() << format("0x%02X ; vsp = r%u\n", Opcode, (Opcode & 0x0f)); in Decode_1001nnnn()
140 SW.startLine() << format("0x%02X ; pop ", Opcode); in Decode_10100nnn()
147 SW.startLine() << format("0x%02X ; pop ", Opcode); in Decode_10101nnn()
[all …]
|
| H A D | Win64EHDumper.cpp | 248 SW.printString("StartAddress", in printRuntimeFunctionEntry()
250 SW.printString("EndAddress", in printRuntimeFunctionEntry()
253 SW.printString("UnwindInfoAddress", in printRuntimeFunctionEntry()
264 SW.startLine() << format("0x%02X: ", unsigned(UC[0].u.CodeOffset)) in printUnwindCode()
337 DictScope UIS(SW, "UnwindInfo"); in printUnwindInfo()
338 SW.printNumber("Version", UI.getVersion()); in printUnwindInfo()
339 SW.printFlags("Flags", UI.getFlags(), ArrayRef(UnwindFlags)); in printUnwindInfo()
340 SW.printNumber("PrologSize", UI.PrologSize); in printUnwindInfo()
342 SW.printEnum("FrameRegister", UI.getFrameRegister(), in printUnwindInfo()
344 SW.printHex("FrameOffset", UI.getFrameOffset()); in printUnwindInfo()
[all …]
|
| H A D | Win64EHDumper.h | 24 ScopedPrinter &SW; variable
56 Dumper(ScopedPrinter &SW) : SW(SW), OS(SW.getOStream()) {} in Dumper() argument
|
| H A D | WindowsResourceDumper.h | 21 Dumper(WindowsResource *Res, ScopedPrinter &SW) : SW(SW), WinRes(Res) {} in Dumper() argument
26 ScopedPrinter &SW;
|
| H A D | ARMWinEHPrinter.h | 25 ScopedPrinter &SW; variable
194 Decoder(ScopedPrinter &SW, bool isAArch64) : SW(SW), in Decoder() argument
195 OS(SW.getOStream()), in Decoder()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/VE/ |
| H A D | VERegisterInfo.td | 105 def SW#I : VEReg<I, "sw"#I, [], ["s"#I]>, DwarfRegNum<[I]>;
108 // NOTE: Mark SF#I as alias of SW#I temporary to avoid register allocation
111 def SF#I : VEReg<I, "sf"#I, [], ["s"#I], [!cast<VEReg>("SW"#I)]>,
127 def SX#I : VEReg<I, "s"#I, [!cast<VEReg>("SW"#I), !cast<VEReg>("SF"#I)],
174 (add (sequence "SW%u", 0, 7),
175 (sequence "SW%u", 34, 63),
176 (sequence "SW%u", 8, 33))>;
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/Support/ |
| H A D | MSP430AttributeParser.h | 37 MSP430AttributeParser(ScopedPrinter *SW) in MSP430AttributeParser() argument
38 : ELFCompactAttrParser(SW, MSP430Attrs::getMSP430AttributeTags(), in MSP430AttributeParser()
|
| /freebsd/sys/contrib/device-tree/Bindings/misc/ |
| H A D | aspeed,cvic.txt | 12 The AST2500 supports a SW generated interrupt
25 SW interrupts from the ARM to the coprocessor.
|
| /freebsd/sys/contrib/device-tree/src/arm/samsung/ |
| H A D | exynos5250-arndale.dts | 39 label = "SW-TACT2";
46 label = "SW-TACT3";
53 label = "SW-TACT4";
60 label = "SW-TACT5";
67 label = "SW-TACT6";
74 label = "SW-TACT7";
|
| /freebsd/contrib/llvm-project/llvm/lib/Analysis/ |
| H A D | CFG.cpp | 366 if (auto *SW = dyn_cast<SwitchInst>(Src.getTerminator())) in isPresplitCoroSuspendExitEdge() local
367 if (auto *Intr = dyn_cast<IntrinsicInst>(SW->getCondition())) in isPresplitCoroSuspendExitEdge()
369 SW->getDefaultDest() == &Dest; in isPresplitCoroSuspendExitEdge()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVMakeCompressible.cpp | 113 case RISCV::SW: in log2LdstWidth()
144 case RISCV::SW: in offsetMask()
231 case RISCV::SW: in isCompressibleStore()
|
| H A D | RISCVFrameLowering.cpp | 138 BuildMI(MBB, MI, DL, TII->get(IsRV64 ? RISCV::SD : RISCV::SW)) in emitSCSPrologue()
645 BuildMI(MBB, MBBI, DL, TII->get(STI.is64Bit() ? RISCV::SD : RISCV::SW)) in allocateAndProbeStackForRVV()
759 BuildMI(MBB, MBBI, DL, TII->get(IsRV64 ? RISCV::SD : RISCV::SW)) in allocateStack()
778 BuildMI(MBB, MBBI, DL, TII->get(IsRV64 ? RISCV::SD : RISCV::SW)) in allocateStack()
798 BuildMI(MBB, MBBI, DL, TII->get(IsRV64 ? RISCV::SD : RISCV::SW)) in allocateStack()
836 BuildMI(MBB, MBBI, DL, TII->get(IsRV64 ? RISCV::SD : RISCV::SW)) in allocateStack()
1143 BuildMI(MBB, MBBI, DL, TII->get(IsRV64 ? RISCV::SD : RISCV::SW)) in emitPrologue()
2370 TII->get(IsRV64 ? RISCV::SD : RISCV::SW)) in emitStackProbeInline()
|
| /freebsd/sys/contrib/device-tree/Bindings/power/reset/ |
| H A D | st-reset.txt | 1 *Device-Tree bindings for ST SW reset functionality
|
| /freebsd/sys/contrib/device-tree/Bindings/arm/freescale/ |
| H A D | fsl,imx7ulp-sim.txt | 5 and a set of registers have been made available in DGO domain for SW use, with the
|
| /freebsd/sys/contrib/device-tree/Bindings/reset/ |
| H A D | snps,hsdk-reset.txt | 10 configuration register and second for corresponding SW reset and status bits
|
| /freebsd/sys/contrib/device-tree/Bindings/pci/ |
| H A D | brcm,iproc-pcie.txt | 31 by the ASIC after power on reset. In this case, SW is required to configure
35 by the ASIC after power on reset. In this case, SW needs to configure it
|
| /freebsd/contrib/llvm-project/lldb/source/Plugins/Instruction/RISCV/ |
| H A D | RISCVInstructions.h | 120 S_TYPE_INST(SW);
276 LUI, AUIPC, JAL, JALR, B, LB, LH, LW, LBU, LHU, SB, SH, SW, ADDI, SLTI,
|
| H A D | RISCVCInstructions.h | 75 return SW{Rs{gpr_sp_riscv}, DecodeCSS_RS2(inst), uint32_t(offset)}; in DecodeC_SWSP()
101 return SW{DecodeCS_RS1(inst), DecodeCS_RS2(inst), uint32_t(offset)}; in DecodeC_SW()
|
| /freebsd/sys/contrib/device-tree/Bindings/mfd/ |
| H A D | axp20x.txt | 169 SW : On/Off Switch : swin-supply
196 SW : On/Off Switch : swin-supply
225 SW : On/Off Switch : swin-supply
|
| H A D | max77620.txt | 43 source (SW). When enabled/disabled, the master sequencing timer generates
80 software (SW).
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MicroMipsSizeReduction.cpp | 266 {RT_TwoInstr, OpCodes(Mips::SW, Mips::SWP_MM), ReduceXWtoXWP,
268 {RT_OneInstr, OpCodes(Mips::SW, Mips::SWSP_MM), ReduceXWtoXWSP,
360 !(MI->getOpcode() == Mips::SW || MI->getOpcode() == Mips::SW_MM || in CheckXWPInstr()
|
| /freebsd/contrib/file/magic/Magdir/ |
| H A D | compress | 425 # https://support-docs.illumina.com/SW/ORA_Format_Specification/Content/SW/ORA/ORAFormatSpecificati…
447 # https://support-docs.illumina.com/SW/ORA_Format_Specification/Content/\
448 # SW/ORA/ORAFormatSpecification.htm
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonBitSimplify.cpp | 1292 unsigned SB, SW; in usedBitsEqual() local
1293 if (!HBS::getSubregMask(RS, SB, SW, MRI)) in usedBitsEqual()
1295 if (SW != DW) in usedBitsEqual()
2487 unsigned SW = SC.width(); in simplifyExtractLow() local
2493 if (SW < RW || (SW % RW) != 0) in simplifyExtractLow()
2500 while (Off <= SW-Len) { in simplifyExtractLow()
2517 if (Off > SW-Len) in simplifyExtractLow()
2537 if (RW != SW && RW*2 != SW) in simplifyExtractLow()
2539 if (RW != SW) in simplifyExtractLow()
|