Searched refs:ReadCSR (Results 1 – 19 of 19) sorted by relevance
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVSchedSyntacoreSCR1.td | 89 def : ReadAdvance<ReadCSR, 0>;
|
| H A D | RISCVSchedRocket.td | 191 def : ReadAdvance<ReadCSR, 0>;
|
| H A D | RISCVSchedMIPSP8700.td | 255 def : ReadAdvance<ReadCSR, 0>;
|
| H A D | RISCVSchedXiangShanNanHu.td | 216 def : ReadAdvance<ReadCSR, 0>;
|
| H A D | RISCVSchedTTAscalonD8.td | 219 def : ReadAdvance<ReadCSR, 0>;
|
| H A D | RISCVSchedSiFiveP500.td | 252 def : ReadAdvance<ReadCSR, 0>;
|
| H A D | RISCVSchedAndes45.td | 334 def : ReadAdvance<ReadCSR, 0>;
|
| H A D | RISCVSchedSyntacoreSCR7.td | 259 def : ReadAdvance<ReadCSR, 0>;
|
| H A D | RISCVSchedSpacemitX60.td | 243 def : ReadAdvance<ReadCSR, 0>;
|
| H A D | RISCVSchedSyntacoreSCR345.td | 209 def : ReadAdvance<ReadCSR, 0>;
|
| H A D | RISCVSchedGenericOOO.td | 363 def : ReadAdvance<ReadCSR, 0>;
|
| H A D | RISCVSchedule.td | 148 def ReadCSR : SchedRead;
|
| H A D | RISCVSchedSiFiveP800.td | 864 def : ReadAdvance<ReadCSR, 0>;
|
| H A D | RISCVSchedSiFiveP400.td | 922 def : ReadAdvance<ReadCSR, 0>;
|
| H A D | RISCVSchedSiFiveP600.td | 1178 def : ReadAdvance<ReadCSR, 0>;
|
| H A D | RISCVSchedSiFive7.td | 1113 def : ReadAdvance<ReadCSR, 0>;
|
| H A D | RISCVInstrInfo.td | 683 opcodestr, "$rd, $imm12, $rs1">, Sched<[WriteCSR, ReadCSR]>;
|
| /freebsd/contrib/llvm-project/lldb/source/Plugins/Process/Utility/ |
| H A D | RegisterContextDarwin_riscv32.h | 220 int ReadCSR(bool force);
|
| H A D | RegisterContextDarwin_riscv32.cpp | 862 int RegisterContextDarwin_riscv32::ReadCSR(bool force) { in ReadCSR() function in RegisterContextDarwin_riscv32
923 return ReadCSR(force); in ReadRegisterSet()
1175 ReadCSR(false) == 0) { in ReadAllRegisterValues()
|