/linux/arch/arm/mach-omap2/ |
H A D | omap_device.c | 44 static void omap_device_delete(struct omap_device *od); 50 static void _add_clkdev(struct omap_device *od, const char *clk_alias, in _add_clkdev() argument 59 dev_dbg(&od->pdev->dev, "Creating %s -> %s\n", clk_alias, clk_name); in _add_clkdev() 61 r = clk_get_sys(dev_name(&od->pdev->dev), clk_alias); in _add_clkdev() 63 dev_dbg(&od->pdev->dev, in _add_clkdev() 79 dev_name(&od->pdev->dev)); in _add_clkdev() 81 rc = clk_add_alias(clk_alias, dev_name(&od->pdev->dev), in _add_clkdev() 87 dev_err(&od->pdev->dev, in _add_clkdev() 90 dev_err(&od->pdev->dev, in _add_clkdev() 98 * @od: struct omap_device *od [all …]
|
/linux/drivers/dma/ti/ |
H A D | omap-dma.c | 253 struct omap_dmadev *od = to_omap_dma_dev(vd->tx.chan->device); in omap_dma_desc_free() local 258 dma_pool_free(od->desc_pool, d->sg[i].t2_desc, in omap_dma_desc_free() 351 static void omap_dma_glbl_write(struct omap_dmadev *od, unsigned reg, unsigned val) in omap_dma_glbl_write() argument 353 const struct omap_dma_reg *r = od->reg_map + reg; in omap_dma_glbl_write() 357 omap_dma_write(val, r->type, od->base + r->offset); in omap_dma_glbl_write() 360 static unsigned omap_dma_glbl_read(struct omap_dmadev *od, unsigned reg) in omap_dma_glbl_read() argument 362 const struct omap_dma_reg *r = od->reg_map + reg; in omap_dma_glbl_read() 366 return omap_dma_read(r->type, od->base + r->offset); in omap_dma_glbl_read() 401 static void omap_dma_clear_lch(struct omap_dmadev *od, int lch) in omap_dma_clear_lch() argument 406 c = od->lch_map[lch]; in omap_dma_clear_lch() [all …]
|
/linux/drivers/dma/ |
H A D | owl-dma.c | 266 static void dma_update(struct owl_dma *od, u32 reg, u32 val, bool state) in dma_update() argument 270 regval = readl(od->base + reg); in dma_update() 277 writel(regval, od->base + reg); in dma_update() 280 static void dma_writel(struct owl_dma *od, u32 reg, u32 data) in dma_writel() argument 282 writel(data, od->base + reg); in dma_writel() 285 static u32 dma_readl(struct owl_dma *od, u32 reg) in dma_readl() argument 287 return readl(od->base + reg); in dma_readl() 342 static void owl_dma_free_lli(struct owl_dma *od, in owl_dma_free_lli() argument 346 dma_pool_free(od->lli_pool, lli, lli->phys); in owl_dma_free_lli() 349 static struct owl_dma_lli *owl_dma_alloc_lli(struct owl_dma *od) in owl_dma_alloc_lli() argument [all …]
|
H A D | bcm2835-dma.c | 697 struct bcm2835_dmadev *od = to_bcm2835_dma_dev(chan->device); in bcm2835_dma_prep_dma_cyclic() local 750 if (buf_addr == od->zero_page && !c->is_lite_channel) in bcm2835_dma_prep_dma_cyclic() 842 static void bcm2835_dma_free(struct bcm2835_dmadev *od) in bcm2835_dma_free() argument 846 list_for_each_entry_safe(c, next, &od->ddev.channels, in bcm2835_dma_free() 852 dma_unmap_page_attrs(od->ddev.dev, od->zero_page, PAGE_SIZE, in bcm2835_dma_free() 880 struct bcm2835_dmadev *od; in bcm2835_dma_probe() local 898 od = devm_kzalloc(&pdev->dev, sizeof(*od), GFP_KERNEL); in bcm2835_dma_probe() 899 if (!od) in bcm2835_dma_probe() 908 od->base = base; in bcm2835_dma_probe() 910 dma_cap_set(DMA_SLAVE, od->ddev.cap_mask); in bcm2835_dma_probe() [all …]
|
/linux/fs/orangefs/ |
H A D | dir.c | 61 static int do_readdir(struct orangefs_dir *od, struct inode *inode, in do_readdir() argument 76 op->upcall.req.readdir.token = od->token; in do_readdir() 83 od->error = bufi; in do_readdir() 100 od->error = r; in do_readdir() 107 od->error = r; in do_readdir() 111 od->error = op->downcall.status; in do_readdir() 121 od->error = -EIO; in do_readdir() 127 od->token = resp->token; in do_readdir() 131 static int parse_readdir(struct orangefs_dir *od, in parse_readdir() argument 138 part = od->part; in parse_readdir() [all …]
|
/linux/Documentation/devicetree/bindings/display/mediatek/ |
H A D | mediatek,od.yaml | 4 $id: http://devicetree.org/schemas/display/mediatek/mediatek,od.yaml# 14 Mediatek display overdrive, namely OD, increases the transition values 16 OD device node must be siblings to the central MMSYS_CONFIG node. 25 - mediatek,mt2712-disp-od 26 - mediatek,mt8173-disp-od 28 - const: mediatek,mt6795-disp-od 29 - const: mediatek,mt8173-disp-od 39 - description: OD Clock 56 od@14023000 { 57 compatible = "mediatek,mt8173-disp-od";
|
/linux/fs/overlayfs/ |
H A D | readdir.c | 242 static void ovl_cache_put(struct ovl_dir_file *od, struct inode *inode) in ovl_cache_put() argument 244 struct ovl_dir_cache *cache = od->cache; in ovl_cache_put() 328 struct ovl_dir_file *od = file->private_data; in ovl_dir_reset() local 329 struct ovl_dir_cache *cache = od->cache; in ovl_dir_reset() 334 ovl_cache_put(od, inode); in ovl_dir_reset() 335 od->cache = NULL; in ovl_dir_reset() 336 od->cursor = NULL; in ovl_dir_reset() 339 if (od->is_real != is_real) { in ovl_dir_reset() 343 od->is_real = false; in ovl_dir_reset() 386 static void ovl_seek_cursor(struct ovl_dir_file *od, loff_t pos) in ovl_seek_cursor() argument [all …]
|
/linux/arch/arm/boot/dts/st/ |
H A D | st-pincfg.h | 19 #define OD (1 << 25) macro 30 /* oe = 0, pu = 0, od = 0 */ 32 /* oe = 0, pu = 1, od = 0 */ 34 /* oe = 1, pu = 0, od = 0 */ 36 /* oe = 1, pu = 0, od = 1 */ 37 #define BIDIR (OE | OD) 38 /* oe = 1, pu = 1, od = 1 */ 39 #define BIDIR_PU (OE | PU | OD)
|
/linux/drivers/scsi/libsas/ |
H A D | sas_host_smp.c | 53 * to_sas_gpio_gp_bit - given the gpio frame data find the byte/bit position of 'od' 54 * @od: od bit to find 58 * @bit: bit position of 'od' in the returned byte 60 * returns NULL if 'od' is not in 'data' 70 * although 'od' is renamed 'id' for 'input data'. 72 * SFF-8489 defines the behavior of the LEDs in response to the 'od' values. 74 static u8 *to_sas_gpio_gp_bit(unsigned int od, u8 *data, u8 index, u8 count, u8 *bit) in to_sas_gpio_gp_bit() argument 84 if (od < index * 32) in to_sas_gpio_gp_bit() 87 od -= index * 32; in to_sas_gpio_gp_bit() 88 reg = od >> 5; in to_sas_gpio_gp_bit() [all …]
|
/linux/drivers/usb/serial/ |
H A D | omninet.c | 114 struct omninet_data *od; in omninet_port_probe() local 116 od = kzalloc(sizeof(*od), GFP_KERNEL); in omninet_port_probe() 117 if (!od) in omninet_port_probe() 120 usb_set_serial_port_data(port, od); in omninet_port_probe() 127 struct omninet_data *od; in omninet_port_remove() local 129 od = usb_get_serial_port_data(port); in omninet_port_remove() 130 kfree(od); in omninet_port_remove() 157 struct omninet_data *od = usb_get_serial_port_data(port); in omninet_prepare_write_buffer() local 165 header->oh_seq = od->od_outseq++; in omninet_prepare_write_buffer()
|
/linux/arch/arm64/crypto/ |
H A D | sha1-ce-core.S | 96 add_update c, od, k0, 9, 10, 11, 8 98 add_update c, od, k0, 11, 8, 9, 10 101 add_update p, od, k1, 9, 10, 11, 8 103 add_update p, od, k1, 11, 8, 9, 10 105 add_update p, od, k2, 9, 10, 11, 8 108 add_update m, od, k2, 11, 8, 9, 10 110 add_update m, od, k2, 9, 10, 11, 8 113 add_update p, od, k3, 11, 8, 9, 10 115 add_only p, od, k3, 10 117 add_only p, od
|
/linux/drivers/clk/baikal-t1/ |
H A D | ccu-pll.c | 77 unsigned long od) in ccu_pll_calc_freq() argument 83 do_div(tmp, od); in ccu_pll_calc_freq() 156 unsigned long nr, nf, od; in ccu_pll_recalc_rate() local 162 od = FIELD_GET(CCU_PLL_CTL_CLKOD_MASK, val) + 1; in ccu_pll_recalc_rate() 164 return ccu_pll_calc_freq(parent_rate, nr, nf, od); in ccu_pll_recalc_rate() 169 unsigned long *od) in ccu_pll_calc_factors() argument 184 * Find a closest [nr;nf;od] vector taking into account the in ccu_pll_calc_factors() 185 * limitations like: 1) 700MHz <= Fvco <= 3.5GHz, 2) PLL Od is in ccu_pll_calc_factors() 190 /* Use Od factor to fulfill the limitation 2). */ in ccu_pll_calc_factors() 226 *od = CCU_PLL_CLKOD_FACTOR * d1; in ccu_pll_calc_factors() [all …]
|
/linux/drivers/video/fbdev/kyro/ |
H A D | STG4000InitDevice.c | 121 u32 R = 0, F = 0, OD = 0, ODIndex = 0; in ProgramClock() local 144 OD = ODValues[ODIndex]; in ProgramClock() 150 ulTmp = R * (ulScaleClockReq << OD); in ProgramClock() 152 /* F = ClkRequired * R * (2^OD) / Fref */ in ProgramClock() 162 * achievable with current OD & R) let's iterate in ProgramClock() 181 ulTmp = (ulVCO >> OD); /* Clock = VCO / (2^OD) */ in ProgramClock() 192 ulBestOD = OD; in ProgramClock() 207 if ((ulScore >= ulBestScore) && (OD > 0)) { in ProgramClock() 208 ulBestOD = OD; in ProgramClock()
|
/linux/drivers/clk/ingenic/ |
H A D | cgu.c | 86 unsigned m, n, od, od_enc = 0; in ingenic_pll_recalc_rate() local 114 for (od = 0; od < pll_info->od_max; od++) in ingenic_pll_recalc_rate() 115 if (pll_info->od_encoding[od] == od_enc) in ingenic_pll_recalc_rate() 118 /* if od_max = 0, od_bits should be 0 and od is fixed to 1. */ in ingenic_pll_recalc_rate() 122 BUG_ON(od == pll_info->od_max); in ingenic_pll_recalc_rate() 123 od++; in ingenic_pll_recalc_rate() 126 n * od); in ingenic_pll_recalc_rate() 134 unsigned int m, n, od = 1; in ingenic_pll_calc_m_n_od() local 144 m = (rate / MHZ) * od * n / (parent_rate / MHZ); in ingenic_pll_calc_m_n_od() 150 *pod = od; in ingenic_pll_calc_m_n_od() [all …]
|
H A D | cgu.h | 37 * OD field exists (then the OD is fixed to 1) 65 unsigned int *m, unsigned int *n, unsigned int *od);
|
/linux/fs/ocfs2/ |
H A D | quota_local.c | 875 struct ocfs2_dquot *od = private; in olq_set_dquot() local 877 struct super_block *sb = od->dq_dquot.dq_sb; in olq_set_dquot() 880 + ol_dqblk_block_offset(sb, od->dq_local_off)); in olq_set_dquot() 883 od->dq_dquot.dq_id)); in olq_set_dquot() 884 spin_lock(&od->dq_dquot.dq_dqb_lock); in olq_set_dquot() 885 dqblk->dqb_spacemod = cpu_to_le64(od->dq_dquot.dq_dqb.dqb_curspace - in olq_set_dquot() 886 od->dq_origspace); in olq_set_dquot() 887 dqblk->dqb_inodemod = cpu_to_le64(od->dq_dquot.dq_dqb.dqb_curinodes - in olq_set_dquot() 888 od->dq_originodes); in olq_set_dquot() 889 spin_unlock(&od->dq_dquot.dq_dqb_lock); in olq_set_dquot() [all …]
|
/linux/drivers/gpu/drm/meson/ |
H A D | meson_vclk.c | 473 static inline unsigned int pll_od_to_reg(unsigned int od) in pll_od_to_reg() argument 475 switch (od) { in pll_od_to_reg() 700 unsigned int *od) in meson_hdmi_pll_find_params() argument 703 for (*od = 16 ; *od > 1 ; *od >>= 1) { in meson_hdmi_pll_find_params() 704 *m = meson_hdmi_pll_get_m(priv, freq * *od); in meson_hdmi_pll_find_params() 707 *frac = meson_hdmi_pll_get_frac(priv, *m, freq * *od); in meson_hdmi_pll_find_params() 709 DRM_DEBUG_DRIVER("PLL params for %dkHz: m=%x frac=%x od=%d\n", in meson_hdmi_pll_find_params() 710 freq, *m, *frac, *od); in meson_hdmi_pll_find_params() 719 /* pll_freq is the frequency after the OD dividers */ 723 unsigned int od, m, frac; in meson_vclk_dmt_supported_freq() local [all …]
|
/linux/drivers/staging/sm750fb/ |
H A D | ddk750_chip.c | 37 unsigned int M, N, OD, POD; in get_mxclk_freq() local 45 OD = (pll_reg & PLL_CTRL_OD_MASK) >> PLL_CTRL_OD_SHIFT; in get_mxclk_freq() 48 return DEFAULT_INPUT_CLOCK * M / N / BIT(OD) / BIT(POD); in get_mxclk_freq() 375 pll->OD = d - pll->POD; in sm750_calc_pll_value() 390 unsigned int OD = p_PLL->OD; in sm750_format_pll_reg() local 404 ((OD << PLL_CTRL_OD_SHIFT) & PLL_CTRL_OD_MASK) | in sm750_format_pll_reg()
|
/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/ |
H A D | vega20_pptable.h | 79 UCHAR ODFeatureCapabilities[ATOM_VEGA20_ODFEATURE_MAX_COUNT]; //OD feature support flags 81 ULONG ODSettingsMax[ATOM_VEGA20_ODSETTING_MAX_COUNT]; //Upper Limit for each OD Setting 82 ULONG ODSettingsMin[ATOM_VEGA20_ODSETTING_MAX_COUNT]; //Lower Limit for each OD Setting
|
/linux/drivers/clk/versatile/ |
H A D | clk-icst.h | 12 ICST_INTEGRATOR_CP_CM_CORE, /* Only 8 bits of VDW and 3 bits of OD */ 13 ICST_INTEGRATOR_CP_CM_MEM, /* Only 8 bits of VDW and 3 bits of OD */
|
/linux/drivers/usb/gadget/function/ |
H A D | f_uvc.c | 882 struct uvc_output_terminal_descriptor *od; in uvc_alloc_inst() local 921 od = &opts->uvc_output_terminal; in uvc_alloc_inst() 922 od->bLength = UVC_DT_OUTPUT_TERMINAL_SIZE; in uvc_alloc_inst() 923 od->bDescriptorType = USB_DT_CS_INTERFACE; in uvc_alloc_inst() 924 od->bDescriptorSubType = UVC_VC_OUTPUT_TERMINAL; in uvc_alloc_inst() 925 od->bTerminalID = 3; in uvc_alloc_inst() 926 od->wTerminalType = cpu_to_le16(0x0101); in uvc_alloc_inst() 927 od->bAssocTerminal = 0; in uvc_alloc_inst() 928 od->bSourceID = 2; in uvc_alloc_inst() 929 od->iTerminal = 0; in uvc_alloc_inst() [all …]
|
/linux/Documentation/devicetree/bindings/clock/ |
H A D | arm,syscon-icst.yaml | 27 therefore have special compatible strings as per this table (the OD value is 35 Hardware variant RDW OD VDW
|
/linux/drivers/pinctrl/ |
H A D | pinctrl-st.c | 109 *[25] | od | | 155 #define ST_PINCONF_UNPACK_OD(conf) ST_PINCONF_UNPACK(conf, OD) 156 #define ST_PINCONF_PACK_OD(conf) ST_PINCONF_PACK(conf, 1, OD) 233 struct regmap_field *alt, *oe, *pu, *od; member 248 const int alt, oe, pu, od, rt; member 350 .alt = 0, .oe = 40, .pu = 50, .od = 60, .rt = 100, 362 .od = 60, 392 struct regmap_field *open_drain = pc->od; in st_pinconf_set_config() 594 if (pc->od) { in st_pinconf_get_direction() 595 regmap_field_read(pc->od, &od_value); in st_pinconf_get_direction() [all …]
|
/linux/drivers/macintosh/ |
H A D | windfarm_pm121.c | 31 * OD Fan control correction. 86 * dependencies, we must trigger HD loop before OD loop before CPU 113 * OD Fan control loop. 248 /* All sys loops. Note the HD before the OD loop in order to have it 254 LOOP_KODIAK, /* control = hd or od */ 255 LOOP_OD, /* control = od */ 263 "OD", 406 /* OD Fan control loop */
|
/linux/arch/mips/alchemy/common/ |
H A D | setup.c | 61 set_c0_config(1 << 19); /* Set Config[OD] */ in plat_mem_setup() 64 clear_c0_config(1 << 19); /* Clear Config[OD] */ in plat_mem_setup()
|