Home
last modified time | relevance | path

Searched +full:max +full:- +full:bit +full:- +full:rate (Results 1 – 25 of 1039) sorted by relevance

12345678910>>...42

/linux/sound/usb/
H A Dformat.c1 // SPDX-License-Identifier: GPL-2.0-or-later
9 #include <linux/usb/audio-v2.h>
10 #include <linux/usb/audio-v3.h>
38 switch (fp->protocol) { in parse_audio_format_i_type()
45 fp->iface, fp->altsetting, format); in parse_audio_format_i_type()
48 sample_width = fmt->bBitResolution; in parse_audio_format_i_type()
49 sample_bytes = fmt->bSubframeSize; in parse_audio_format_i_type()
56 sample_width = fmt->bBitResolution; in parse_audio_format_i_type()
57 sample_bytes = fmt->bSubslotSize; in parse_audio_format_i_type()
62 fp->dsd_raw = true; in parse_audio_format_i_type()
[all …]
/linux/drivers/memory/tegra/
H A Dtegra20-emc.c1 // SPDX-License-Identifier: GPL-2.0
14 #include <linux/interconnect-provider.h>
95 #define EMC_CLKCHANGE_REQ_ENABLE BIT(0)
96 #define EMC_CLKCHANGE_PD_ENABLE BIT(1)
97 #define EMC_CLKCHANGE_SR_ENABLE BIT(2)
99 #define EMC_TIMING_UPDATE BIT(0)
101 #define EMC_REFRESH_OVERFLOW_INT BIT(3)
102 #define EMC_CLKCHANGE_COMPLETE_INT BIT(4)
103 #define EMC_MRR_DIVLD_INT BIT(5)
105 #define EMC_DBG_READ_MUX_ASSEMBLY BIT(0)
[all …]
H A Dtegra30-emc.c1 // SPDX-License-Identifier: GPL-2.0+
5 * Based on downstream driver from NVIDIA and tegra124-emc.c
6 * Copyright (C) 2011-2014 NVIDIA Corporation
9 * Copyright (C) 2019 GRATE-DRIVER project
18 #include <linux/interconnect-provider.h>
151 #define EMC_STATUS_TIMING_UPDATE_STALLED BIT(23)
153 #define EMC_MODE_SET_DLL_RESET BIT(8)
154 #define EMC_MODE_SET_LONG_CNT BIT(26)
156 #define EMC_SELF_REF_CMD_ENABLED BIT(0)
159 #define DRAM_DEV_SEL_0 BIT(31)
[all …]
/linux/drivers/clk/mvebu/
H A Ddove-divider.c1 // SPDX-License-Identifier: GPL-2.0
8 #include <linux/clk-provider.h>
15 #include "dove-divider.h"
32 DIV_CTRL1_N_RESET_MASK = BIT(10),
56 val = readl_relaxed(dc->base + DIV_CTRL0); in dove_get_divider()
57 val >>= dc->div_bit_start; in dove_get_divider()
59 divider = val & ~(~0 << dc->div_bit_size); in dove_get_divider()
61 if (dc->divider_table) in dove_get_divider()
62 divider = dc->divider_table[divider]; in dove_get_divider()
67 static int dove_calc_divider(const struct dove_clk *dc, unsigned long rate, in dove_calc_divider() argument
[all …]
/linux/drivers/clk/sunxi-ng/
H A Dccu_mp.c1 // SPDX-License-Identifier: GPL-2.0-or-later
4 * Maxime Ripard <maxime.ripard@free-electrons.com>
7 #include <linux/clk-provider.h>
20 static unsigned long ccu_mp_find_best(unsigned long parent, unsigned long rate, in ccu_mp_find_best() argument
33 if (tmp_rate > rate) in ccu_mp_find_best()
36 if ((rate - tmp_rate) < (rate - best_rate)) { in ccu_mp_find_best()
52 unsigned long rate, in ccu_mp_find_best_with_parent_adj() argument
67 * unsigned long in rate * m * p below in ccu_mp_find_best_with_parent_adj()
70 maxdiv = min(ULONG_MAX / rate, maxdiv); in ccu_mp_find_best_with_parent_adj()
79 if (rate * div == parent_rate_saved) { in ccu_mp_find_best_with_parent_adj()
[all …]
/linux/drivers/clk/
H A Dclk-versaclock3.c1 // SPDX-License-Identifier: GPL-2.0+
8 #include <linux/clk-provider.h>
17 #define VC3_GENERAL_CTR_DIV1_SRC_SEL BIT(3)
18 #define VC3_GENERAL_CTR_PLL3_REFIN_SEL BIT(2)
21 #define VC3_PLL3_M_DIV1 BIT(7)
22 #define VC3_PLL3_M_DIV2 BIT(6)
29 #define VC3_PLL3_CHARGE_PUMP_CTRL_OUTDIV3_SRC_SEL BIT(7)
32 #define VC3_PLL1_CTRL_OUTDIV5_PLL1_MDIV_DOUBLER BIT(7)
35 #define VC3_PLL1_M_DIV1 BIT(7)
36 #define VC3_PLL1_M_DIV2 BIT(6)
[all …]
/linux/drivers/clk/ti/
H A Ddivider.c1 // SPDX-License-Identifier: GPL-2.0-only
7 * Tero Kristo <t-kristo@ti.com>
10 #include <linux/clk-provider.h>
26 for (clkt = table; clkt->div; clkt++) in _get_table_div()
27 if (clkt->val == val) in _get_table_div()
28 return clkt->div; in _get_table_div()
38 if (divider->table) { in _setup_mask()
41 for (clkt = divider->table; clkt->div; clkt++) in _setup_mask()
42 if (clkt->val > max_val) in _setup_mask()
43 max_val = clkt->val; in _setup_mask()
[all …]
/linux/drivers/clk/imx/
H A Dclk-sscg-pll.c1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
8 * https://www.nxp.com/docs/en/reference-manual/IMX8MDQLQRM.pdf#page=834
11 #include <linux/clk-provider.h>
33 #define PLL_LOCK_MASK BIT(31)
34 #define PLL_PD_MASK BIT(7)
65 #define SSCG_PLL_BYPASS1_MASK BIT(5)
66 #define SSCG_PLL_BYPASS2_MASK BIT(4)
102 val = readl_relaxed(pll->base + PLL_CFG0); in clk_sscg_pll_wait_lock()
106 return readl_poll_timeout(pll->base, val, val & PLL_LOCK_MASK, in clk_sscg_pll_wait_lock()
115 int new_diff = temp_setup->fout - temp_setup->fout_request; in clk_sscg_pll2_check_match()
[all …]
/linux/drivers/iio/dac/
H A Dad5755.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * AD5755, AD5755-1, AD5757, AD5735, AD5737 Digital to analog converters driver
50 #define AD5755_DAC_INT_EN BIT(8)
51 #define AD5755_DAC_CLR_EN BIT(7)
52 #define AD5755_DAC_OUT_EN BIT(6)
53 #define AD5755_DAC_INT_CURRENT_SENSE_RESISTOR BIT(5)
54 #define AD5755_DAC_DC_DC_EN BIT(4)
55 #define AD5755_DAC_VOLTAGE_OVERRANGE_EN BIT(3)
60 #define AD5755_EXT_DC_DC_COMP_RES BIT(6)
64 #define AD5755_SLEW_ENABLE BIT(12)
[all …]
/linux/drivers/watchdog/
H A Drza_wdt.c1 // SPDX-License-Identifier: GPL-2.0
23 #define WTSCR_WT BIT(6)
24 #define WTSCR_TME BIT(5)
32 #define WRCSR_RSTE BIT(6)
52 unsigned long rate = clk_get_rate(priv->clk); in rza_wdt_calc_timeout() local
55 if (priv->cks == CKS_4BIT) { in rza_wdt_calc_timeout()
56 ticks = DIV_ROUND_UP(timeout * rate, DIVIDER_4BIT); in rza_wdt_calc_timeout()
63 priv->count = 256 - ticks; in rza_wdt_calc_timeout()
67 priv->count = 0; in rza_wdt_calc_timeout()
71 timeout, priv->count); in rza_wdt_calc_timeout()
[all …]
/linux/drivers/clk/sophgo/
H A Dclk-sg2044-pll.c1 // SPDX-License-Identifier: GPL-2.0
13 #include <linux/clk-provider.h>
22 #include <dt-bindings/clock/sophgo,sg2044-pll.h>
33 #define PLL_CALIBRATE_EN BIT(24)
36 #define PLL_UPDATE_EN BIT(30)
57 for (_var = (_limit)->min; _var <= (_limit)->max; _var++)
61 u64 max; member
107 return value >= limit->min && value <= limit->max; in sg2044_clk_fit_limit()
146 ret = regmap_read(pll->common.regmap, in sg2044_pll_recalc_rate()
147 pll->syscon_offset + pll->pll.ctrl_offset + PLL_HIGH_CTRL_OFFSET, in sg2044_pll_recalc_rate()
[all …]
/linux/drivers/pwm/
H A Dpwm-tegra.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * drivers/pwm/pwm-tegra.c
5 * Tegra pulse-width-modulation controller driver
7 * Copyright (c) 2010-2020, NVIDIA Corporation.
8 * Based on arch/arm/plat-mxc/pwm.c by Sascha Hauer <s.hauer@pengutronix.de>
11 * 1. 13-bit: Frequency division (SCALE)
12 * 2. 8-bit : Pulse division (DUTY)
13 * 3. 1-bit : Enable bit
18 * achieved is (max rate of source clock) / 256.
19 * e.g. if source clock rate is 408 MHz, maximum output frequency can be:
[all …]
/linux/drivers/net/wireless/realtek/rtlwifi/rtl8192ee/
H A Ddm.c1 // SPDX-License-Identifier: GPL-2.0
2 /* Copyright(c) 2009-2014 Realtek Corporation.*/
19 struct false_alarm_statistics *falsealm_cnt = &rtlpriv->falsealm_cnt; in rtl92ee_dm_false_alarm_counter_statistics()
21 rtl_set_bbreg(hw, DM_REG_OFDM_FA_HOLDC_11N, BIT(31), 1); in rtl92ee_dm_false_alarm_counter_statistics()
22 rtl_set_bbreg(hw, DM_REG_OFDM_FA_RSTD_11N, BIT(31), 1); in rtl92ee_dm_false_alarm_counter_statistics()
25 falsealm_cnt->cnt_fast_fsync_fail = (ret_value & 0xffff); in rtl92ee_dm_false_alarm_counter_statistics()
26 falsealm_cnt->cnt_sb_search_fail = ((ret_value & 0xffff0000) >> 16); in rtl92ee_dm_false_alarm_counter_statistics()
29 falsealm_cnt->cnt_ofdm_cca = (ret_value & 0xffff); in rtl92ee_dm_false_alarm_counter_statistics()
30 falsealm_cnt->cnt_parity_fail = ((ret_value & 0xffff0000) >> 16); in rtl92ee_dm_false_alarm_counter_statistics()
33 falsealm_cnt->cnt_rate_illegal = (ret_value & 0xffff); in rtl92ee_dm_false_alarm_counter_statistics()
[all …]
/linux/drivers/clk/xilinx/
H A Dclk-xlnx-clock-wizard.c1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2013 - 2021 Xilinx
14 #include <linux/clk-provider.h>
29 #define WZRD_CLKOUT0_FRAC_EN BIT(18)
41 #define WZRD_CLKFBOUT_FRAC_EN BIT(1)
42 #define WZRD_CLKFBOUT_PREDIV2 (BIT(11) | BIT(12) | BIT(9))
43 #define WZRD_MULT_PREDIV2 (BIT(10) | BIT(9) | BIT(12))
44 #define WZRD_CLKFBOUT_EDGE BIT(8)
45 #define WZRD_P5EN BIT(13)
47 #define WZRD_P5FEDGE BIT(15)
[all …]
/linux/sound/soc/fsl/
H A Dimx-card.c1 // SPDX-License-Identifier: GPL-2.0+
2 // Copyright 2017-2021 NXP
14 #include <sound/soc-dapm.h>
34 * @rmin: min rate
35 * @rmax: max rate
37 * @wmax: max frame ratio
51 unsigned int max; member
56 * struct imx_card_plat_data - specific info for codecs
60 * @support_rates: supported sample rate
61 * @support_tdm_rates: supported sample rate for tdm mode
[all …]
/linux/drivers/net/wireless/intel/iwlegacy/
H A Dcommands.h8 * Copyright(c) 2005 - 2011 Intel Corporation. All rights reserved.
29 * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497
33 * Copyright(c) 2005 - 2011 Intel Corporation. All rights reserved.
92 /* Multi-Station support */
138 /* RF-KILL commands and notifications */
184 * when sending the response to each driver-originated command, so
188 * There is one exception: uCode sets bit 15 when it originates
196 * 0:7 tfd idx - position within TX queue
199 * 14 huge - driver sets this to indicate command is in the
201 * 15 unsolicited RX or uCode-originated notification
[all …]
/linux/tools/include/uapi/linux/
H A Dpkt_sched.h1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
12 with obsolete IPv6 values is not occasional :-). New IPv6 drafts
39 __u32 bps; /* Current flow byte rate */
40 __u32 pps; /* Current flow packet rate */
51 ---------
53 All the traffic control objects have 32bit identifiers, or "handles".
96 __u32 rate; member
119 #define TCA_STAB_MAX (__TCA_STAB_MAX - 1)
130 * Priorities go from zero to (SKBPRIO_MAX_PRIORITY - 1).
149 __u8 priomap[TC_PRIO_MAX+1]; /* Map: logical priority -> PRIO band */
[all …]
/linux/Documentation/devicetree/bindings/sound/
H A Dcs35l36.txt5 - compatible : "cirrus,cs35l36"
7 - reg : the I2C address of the device for I2C
9 - VA-supply, VP-supply : power supplies for the device,
13 - cirrus,boost-ctl-millivolt : Boost Voltage Value. Configures the boost
18 - cirrus,boost-peak-milliamp : Boost-converter peak current limit in mA.
24 - cirrus,boost-ind-nanohenry : Inductor estimation LBST reference value.
32 - cirrus,multi-amp-mode : Boolean to determine if there are more than
33 one amplifier in the system. If more than one it is best to Hi-Z the ASP
36 - cirrus,boost-ctl-select : Boost converter control source selection.
39 0x00 - Control Port Value
[all …]
/linux/drivers/clk/pistachio/
H A Dclk-pll.c1 // SPDX-License-Identifier: GPL-2.0-only
8 #include <linux/clk-provider.h>
17 #define PLL_STATUS_LOCK BIT(0)
28 #define PLL_INT_CTRL1_PD BIT(24)
29 #define PLL_INT_CTRL1_DSMPD BIT(25)
30 #define PLL_INT_CTRL1_FOUTPOSTDIVPD BIT(26)
31 #define PLL_INT_CTRL1_FOUTVCOPD BIT(27)
40 #define PLL_INT_CTRL2_BYPASS BIT(28)
43 #define PLL_FRAC_CTRL3_PD BIT(0)
44 #define PLL_FRAC_CTRL3_DACPD BIT(1)
[all …]
/linux/include/sound/sof/
H A Ddai-intel.h1 /* SPDX-License-Identifier: (GPL-2.0-only OR BSD-3-Clause) */
40 #define SOF_DAI_INTEL_SSP_MCLK_0_DISABLE BIT(0)
42 #define SOF_DAI_INTEL_SSP_MCLK_1_DISABLE BIT(1)
44 #define SOF_DAI_INTEL_SSP_CLKCTRL_MCLK_KA BIT(2)
46 #define SOF_DAI_INTEL_SSP_CLKCTRL_BCLK_KA BIT(3)
48 #define SOF_DAI_INTEL_SSP_CLKCTRL_FS_KA BIT(4)
50 #define SOF_DAI_INTEL_SSP_CLKCTRL_BCLK_IDLE_HIGH BIT(5)
52 #define SOF_DAI_INTEL_SSP_CLKCTRL_MCLK_ES BIT(6)
54 #define SOF_DAI_INTEL_SSP_CLKCTRL_BCLK_ES BIT(7)
56 #define SOF_DAI_INTEL_SSP_CLKCTRL_MCLK_AON BIT(8)
[all …]
/linux/drivers/net/wireless/ti/wlcore/
H A Dconf.h1 /* SPDX-License-Identifier: GPL-2.0-only */
14 CONF_HW_BIT_RATE_1MBPS = BIT(0),
15 CONF_HW_BIT_RATE_2MBPS = BIT(1),
16 CONF_HW_BIT_RATE_5_5MBPS = BIT(2),
17 CONF_HW_BIT_RATE_6MBPS = BIT(3),
18 CONF_HW_BIT_RATE_9MBPS = BIT(4),
19 CONF_HW_BIT_RATE_11MBPS = BIT(5),
20 CONF_HW_BIT_RATE_12MBPS = BIT(6),
21 CONF_HW_BIT_RATE_18MBPS = BIT(7),
22 CONF_HW_BIT_RATE_22MBPS = BIT(8),
[all …]
/linux/drivers/net/wireless/intel/iwlwifi/dvm/
H A Dcommands.h1 /* SPDX-License-Identifier: GPL-2.0 OR BSD-3-Clause */
3 * Copyright (C) 2005-2014, 2023-2025 Intel Corporation
7 * Please use iwl-xxxx-hw.h for hardware-related definitions.
29 /* Multi-Station support */
93 /* RF-KILL commands and notifications */
138 * - 4 standard TX queues
139 * - the command queue
140 * - 4 PAN TX queues
141 * - the PAN multicast queue, and
142 * - the AUX (TX during scan dwell) queue.
[all …]
/linux/sound/soc/codecs/
H A Dml26124.c1 // SPDX-License-Identifier: GPL-2.0-only
22 #define DVOL_CTL_DVMUTE_ON BIT(4) /* Digital volume MUTE On */
24 #define ML26124_SAI_NO_DELAY BIT(1)
25 #define ML26124_SAI_FRAME_SYNC (BIT(5) | BIT(0)) /* For mono (Telecodec) */
27 #define ML26124_VMID BIT(1)
36 u32 rate; member
44 u32 rate; member
53 static const DECLARE_TLV_DB_SCALE(digital_tlv, -7150, 50, 0);
55 static const DECLARE_TLV_DB_SCALE(alclvl, -2250, 150, 0);
56 static const DECLARE_TLV_DB_SCALE(mingain, -1200, 600, 0);
[all …]
/linux/drivers/net/wireless/ath/ath10k/
H A Dwmi.h1 /* SPDX-License-Identifier: ISC */
3 * Copyright (c) 2005-2011 Atheros Communications Inc.
4 * Copyright (c) 2011-2017 Qualcomm Atheros, Inc.
5 * Copyright (c) 2018-2019, The Linux Foundation. All rights reserved.
6 * Copyright (c) 2021-2024 Qualcomm Innovation Center, Inc. All rights reserved.
29 * 1. Add new WMI commands ONLY within the specified range - 0x9000 - 0x9fff
35 * 3. DO NOT define bit fields within structures. Implement bit fields
36 * using masks if necessary. Do not use the programming language's bit
45 * variable is already 4-byte aligned by virtue of being a u32
524 BIT((svc_id) % (sizeof(u32))))
[all …]
/linux/sound/soc/
H A Dsoc-utils-test.c1 // SPDX-License-Identifier: GPL-2.0-only
13 u32 rate; member
21 /* rate fmt channels tdm_width tdm_slots slot_multiple bclk */
63 /* Fixed 8-slot TDM, other values from params */
81 /* Fixed 32-bit TDM, other values from params */
99 /* Fixed 6-slot 24-bit TDM, other values from params */
119 unsigned int rate, snd_pcm_format_t fmt, in test_tdm_params_to_bclk_one() argument
130 hw_param_interval(&params, SNDRV_PCM_HW_PARAM_RATE)->min = rate; in test_tdm_params_to_bclk_one()
131 hw_param_interval(&params, SNDRV_PCM_HW_PARAM_RATE)->max = rate; in test_tdm_params_to_bclk_one()
132 hw_param_interval(&params, SNDRV_PCM_HW_PARAM_CHANNELS)->min = channels; in test_tdm_params_to_bclk_one()
[all …]

12345678910>>...42