Searched full:interrupts (Results 6751 – 6775 of 8506) sorted by relevance
1...<<271272273274275276277278279280>>...341
198 * The SGI(Software Generated Interrupts) are not wakeup capable in omap4_boot_secondary()
224 /* acknowledge interrupt and stop interrupts */ in mei_start()
228 * interrupts are re-enabled to prevent multiple traps for the same error. I.e.
261 Set n > 1 can reduce the interrupts
191 interrupts = <26 IRQ_TYPE_LEVEL_LOW>; /* gpio_58 */
347 * data, as interrupts are disabled here so it won't be clobbered.
268 * Reprogram the DRAM timings with interrupts disabled, and in sa1110_target()
169 interrupts = <40 IRQ_TYPE_EDGE_FALLING>;
195 temperature sensors fail. Individual sensor interrupts can be masked so
61 * with interrupts disabled. In this state the mailbox should not
412 interrupts = <1 IRQ_TYPE_EDGE_RISING>;
147 Multi-operation VM_BIND IOCTL error handling and interrupts
142 interrupts = <2 IRQ_TYPE_LEVEL_LOW>;
278 interrupts = <0x1 0x1 0 0>;
235 In the current kernel, completion handlers run with local interrupts
257 interrupts = <3 IRQ_TYPE_EDGE_FALLING>;
307 unsigned int stimer; /* global sample timer (to detect spurious interrupts) */
116 /* Interrupts Mask/Events */
178 interrupts = <21 IRQ_TYPE_LEVEL_LOW>;
137 /* assert WDO when any of the following interrupts are triggered too */ in sc1200wdt_start()
31 hw_dbg("Masking off all interrupts\n"); in igc_reset_hw_base()
396 dev_vdbg(&pdev->dev, "disabling interrupts\n"); in tegra_rtc_shutdown()
94 /* disable further lp alarm interrupts */ in mxc_rtc_interrupt()
291 /* turn off interrupts before requesting the irq */ in pl111_amba_probe()
147 * active low interrupts to be handled at GIC, PDC has an inverter that inverts