Home
last modified time | relevance | path

Searched +full:initial +full:- +full:mode (Results 1 – 25 of 1032) sorted by relevance

12345678910>>...42

/linux/arch/arm64/boot/dts/qcom/
H A Dsm7125-xiaomi-common.dtsi1 // SPDX-License-Identifier: GPL-2.0
6 /dts-v1/;
8 #include <dt-bindings/arm/qcom,ids.h>
9 #include <dt-bindings/firmware/qcom,scm.h>
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
16 /delete-node/ &ipa_fw_mem;
17 /delete-node/ &rmtfs_mem;
20 chassis-type = "handset";
22 qcom,msm-id = <QCOM_ID_SM7125 0>;
[all …]
H A Dsdx75-idp.dts1 // SPDX-License-Identifier: BSD-3-Clause
6 /dts-v1/;
8 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
16 compatible = "qcom,sdx75-idp", "qcom,sdx75";
22 vph_pwr: vph-pwr-regulator {
23 compatible = "regulator-fixed";
24 regulator-name = "vph_pwr";
25 regulator-min-microvolt = <3700000>;
26 regulator-max-microvolt = <3700000>;
29 vph_ext: vph-ext-regulator {
[all …]
H A Dsm8250-samsung-common.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
3 /dts-v1/;
5 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
11 #address-cells = <2>;
12 #size-cells = <2>;
16 compatible = "simple-framebuffer";
25 gpio_keys: gpio-keys {
26 compatible = "gpio-keys";
28 pinctrl-names = "default";
29 pinctrl-0 = <&vol_up_n>;
[all …]
H A Dsc8280xp-huawei-gaokun3.dts1 // SPDX-License-Identifier: BSD-3-Clause
12 /dts-v1/;
14 #include <dt-bindings/iio/qcom,spmi-adc7-pm8350.h>
15 #include <dt-bindings/gpio/gpio.h>
16 #include <dt-bindings/input/gpio-keys.h>
17 #include <dt-bindings/input/input.h>
18 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
19 #include <dt-bindings/phy/phy.h>
22 #include "sc8280xp-pmics.dtsi"
25 chassis-type = "tablet";
[all …]
H A Dsdm850-lenovo-yoga-c630.dts1 // SPDX-License-Identifier: BSD-3-Clause
8 /dts-v1/;
10 #include <dt-bindings/input/gpio-keys.h>
11 #include <dt-bindings/input/input.h>
12 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
13 #include <dt-bindings/sound/qcom,q6afe.h>
14 #include <dt-bindings/sound/qcom,q6asm.h>
16 #include "sdm845-wcd9340.dtsi"
24 /delete-node/ &ipa_fw_mem;
25 /delete-node/ &ipa_gsi_mem;
[all …]
/linux/arch/arm/boot/dts/qcom/
H A Dqcom-sdx55-mtp.dts1 // SPDX-License-Identifier: BSD-3-Clause
3 * Copyright (c) 2018-2020, The Linux Foundation. All rights reserved.
7 /dts-v1/;
9 #include "qcom-sdx55.dtsi"
10 #include <dt-bindings/regulator/qcom,rpmh-regulator.h>
16 compatible = "qcom,sdx55-mtp", "qcom,sdx55";
17 qcom,board-id = <0x5010008 0x0>;
24 stdout-path = "serial0:115200n8";
27 reserved-memory {
28 #address-cells = <1>;
[all …]
/linux/Documentation/devicetree/bindings/usb/
H A Dsmsc,usb3503.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: SMSC USB3503 High-Speed Hub Controller
10 - Dongjin Kim <tobetter@gmail.com>
15 - smsc,usb3503
16 - smsc,usb3503a
17 - smsc,usb3803
22 connect-gpios:
27 intn-gpios:
[all …]
H A Dusb4604.txt1 SMSC USB4604 High-Speed Hub Controller
4 - compatible: Should be "smsc,usb4604"
7 - reg: Specifies the i2c slave address, it is required and should be 0x2d
9 - reset-gpios: Should specify GPIO for reset.
10 - initial-mode: Should specify initial mode.
11 (1 for HUB mode, 2 for STANDBY mode)
14 usb-hub@2d {
17 reset-gpios = <&gpx3 5 1>;
18 initial-mode = <1>;
/linux/Documentation/devicetree/bindings/regulator/
H A Dmicrochip,mcp16502.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: MCP16502 - High-Performance PMIC
10 - Andrei Simion <andrei.simion@microchip.com>
16 of High-Performance mode (HPM).
22 lpm-gpios:
26 suspend-to-ram, keeping the PMIC into HIBERNATE mode.
31 lvin-supply:
34 pvin1-supply:
[all …]
H A Dti,tps62870.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Mårten Lindahl <marten.lindahl@axis.com>
13 - $ref: regulator.yaml#
18 - ti,tps62870
19 - ti,tps62871
20 - ti,tps62872
21 - ti,tps62873
26 regulator-initial-mode:
[all …]
/linux/drivers/crypto/ccree/
H A Dcc_hash.h1 /* SPDX-License-Identifier: GPL-2.0 */
2 /* Copyright (C) 2012-2019 ARM Limited (or its affiliates). */
27 /* this struct was taken from drivers/crypto/nx/nx-aes-xcbc.c and it is used
61 return &state->buf_cnt[state->buff_index]; in cc_hash_buf_cnt()
66 return state->buffers[state->buff_index]; in cc_hash_buf()
71 return &state->buf_cnt[state->buff_index ^ 1]; in cc_next_buf_cnt()
76 return state->buffers[state->buff_index ^ 1]; in cc_next_buf()
84 * cc_digest_len_addr() - Gets the initial digest length
87 * @mode: The Hash mode. Supported modes: MD5/SHA1/SHA224/SHA256/SHA384/SHA512
90 * Returns the address of the initial digest length in SRAM
[all …]
/linux/tools/testing/selftests/arm64/mte/
H A Dcheck_buffer_fill.c1 // SPDX-License-Identifier: GPL-2.0
17 1, 555, 1033, MT_GRANULE_SIZE - 1, MT_GRANULE_SIZE,
18 /* page size - 1*/ 0, /* page_size */ 0, /* page size + 1 */ 0
28 static int check_buffer_by_byte(int mem_type, int mode) in check_buffer_by_byte() argument
34 mte_switch_mode(mode, MTE_ALLOW_NON_ZERO_TAG, false); in check_buffer_by_byte()
41 mte_initialize_current_context(mode, (uintptr_t)ptr, sizes[i]); in check_buffer_by_byte()
63 static int check_buffer_underflow_by_byte(int mem_type, int mode, in check_buffer_underflow_by_byte() argument
71 mte_switch_mode(mode, MTE_ALLOW_NON_ZERO_TA in check_buffer_underflow_by_byte()
158 check_buffer_overflow_by_byte(int mem_type,int mode,int overflow_range) check_buffer_overflow_by_byte() argument
261 check_buffer_by_block_iterate(int mem_type,int mode,size_t size) check_buffer_by_block_iterate() argument
336 check_buffer_by_block(int mem_type,int mode) check_buffer_by_block() argument
365 check_memory_initial_tags(int mem_type,int mode,int mapping) check_memory_initial_tags() argument
[all...]
/linux/drivers/comedi/drivers/
H A Dcomedi_8254.c1 // SPDX-License-Identifier: GPL-2.0+
9 * COMEDI - Linux Control and Measurement Device Interface
20 * This module is not used directly by end-users. Rather, it is used by other
33 * dev->pacer and will be freed by the comedi core during the driver
43 * Sets a counters operation mode:
45 * I8254_MODE1 Hardware retriggerable one-shot
47 * I8254_MODE3 Square wave mode
51 * In addition I8254_BCD and I8254_BINARY specify the counting mode:
56 * Writes an initial value to a counter.
58 * The largest possible initial count is 0; this is equivalent to 2^16
[all …]
/linux/drivers/net/wireless/ath/ath5k/
H A Dinitvals.c2 * Initial register settings functions
4 * Copyright (c) 2004-2007 Reyk Floeter <reyk@openbsd.org>
5 * Copyright (c) 2006-2009 Nick Kossifidis <mickflemm@gmail.com>
6 * Copyright (c) 2007-2008 Jiri Slaby <jirislaby@gmail.com>
29 * struct ath5k_ini - Mode-independent initial register writes
45 * struct ath5k_ini_mode - Mode specific initial register values
54 /* Initial register settings for AR5210 */
266 /* Initial register settings for AR5211 */
343 /* Initial Power table (32bytes)
347 * data etc. so next write is non-common */
[all …]
/linux/Documentation/userspace-api/media/cec/
H A Dcec-ioc-dqevent.rst1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later
13 CEC_DQEVENT - Dequeue a CEC event
35 non-blocking mode and no event is pending, then it will return -1 and
38 The internal event queues are per-filehandle and per-event type. If
43 two :ref:`CEC_EVENT_STATE_CHANGE <CEC-EVENT-STATE-CHANGE>` events with
51 .. flat-table:: struct cec_event_state_change
52 :header-rows: 0
53 :stub-columns: 0
56 * - __u16
57 - ``phys_addr``
[all …]
/linux/arch/sh/include/cpu-sh4/cpu/
H A Dsh7785.h1 /* SPDX-License-Identifier: GPL-2.0 */
5 /* Boot Mode Pins:
7 * MODE0: CPG - Initial Pck/Bck Frequency [FRQMR1]
8 * MODE1: CPG - Initial Uck/SHck/DDRck Frequency [FRQMR1]
9 * MODE2: CPG - Reserved (L: Normal operation)
10 * MODE3: CPG - Reserved (L: Normal operation)
11 * MODE4: CPG - Initial PLL setting (72x/36x)
12 * MODE5: LBSC - Area0 Memory Type / Bus Width [CS0BCR.8]
13 * MODE6: LBSC - Area0 Memory Type / Bus Width [CS0BCR.9]
14 * MODE7: LBSC - Area0 Memory Type / Bus Width [CS0BCR.3]
[all …]
/linux/arch/arm/boot/dts/nxp/imx/
H A Dimx6qdl-phytec-phycore-som.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 #include <dt-bindings/gpio/gpio.h>
8 #include <dt-bindings/regulator/dlg,da9063-regulator.h>
26 compatible = "gpio-leds";
27 pinctrl-names = "default";
28 pinctrl-0 = <&pinctrl_gpioleds_som>;
30 som-led-green {
33 linux,default-trigger = "heartbeat";
39 pinctrl-names = "default";
40 pinctrl-0 = <&pinctrl_ecspi1>;
[all …]
/linux/arch/arm/boot/dts/microchip/
H A Dat91-sama5d27_wlsom1.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * at91-sama5d27_wlsom1.dtsi - Device Tree file for SAMA5D27 WLSOM1
11 #include "sama5d2-pinfunc.h"
12 #include <dt-bindings/gpio/gpio.h>
13 #include <dt-bindings/mfd/atmel-flexcom.h>
14 #include <dt-bindings/pinctrl/at91.h>
18 compatible = "microchip,sama5d27-wlsom1", "atmel,sama5d27", "atmel,sama5d2", "atmel,sama5";
26 clock-frequency = <32768>;
30 clock-frequency = <24000000>;
34 reg_5v: regulator-5v {
[all …]
H A Dat91-sama7d65_curiosity.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * at91-sama7d65_curiosity.dts - Device Tree file for SAMA7D65 Curiosity board
10 /dts-v1/;
11 #include "sama7d65-pinfunc.h"
13 #include <dt-bindings/mfd/atmel-flexcom.h>
14 #include <dt-bindings/input/input.h>
15 #include <dt-bindings/leds/common.h>
16 #include <dt-bindings/pinctrl/at91.h>
20 compatible = "microchip,sama7d65-curiosity", "microchip,sama7d65",
28 stdout-path = "serial0:115200n8";
[all …]
H A Dat91-sama5d2_xplained.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * at91-sama5d2_xplained.dts - Device Tree file for SAMA5D2 Xplained board
8 /dts-v1/;
10 #include "sama5d2-pinfunc.h"
11 #include <dt-bindings/mfd/atmel-flexcom.h>
12 #include <dt-bindings/gpio/gpio.h>
13 #include <dt-bindings/input/input.h>
14 #include <dt-bindings/regulator/active-semi,8945a-regulator.h>
18 compatible = "atmel,sama5d2-xplained", "atmel,sama5d2", "atmel,sama5";
28 stdout-path = "serial0:115200n8";
[all …]
/linux/arch/arm/boot/dts/st/
H A Dstm32mp15xx-osd32.dtsi1 /* SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-3-Clause) */
3 * Copyright (C) 2020 STMicroelectronics - All Rights Reserved
7 #include "stm32mp15-pinctrl.dtsi"
9 #include <dt-bindings/mfd/st,stpmic1.h>
12 reserved-memory {
13 #address-cells = <1>;
14 #size-cells = <1>;
18 compatible = "shared-dma-pool";
20 no-map;
24 compatible = "shared-dma-pool";
[all …]
H A Dstm32mp157c-odyssey-som.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
6 /dts-v1/;
10 #include "stm32mp15-pinctrl.dtsi"
11 #include "stm32mp15xxac-pinctrl.dtsi"
12 #include <dt-bindings/gpio/gpio.h>
13 #include <dt-bindings/leds/common.h>
14 #include <dt-bindings/mfd/st,stpmic1.h>
17 model = "Seeed Studio Odyssey-STM32MP157C SOM";
18 compatible = "seeed,stm32mp157c-odyssey-som", "st,stm32mp157";
25 reserved-memory {
[all …]
H A Dstm32mp15xx-dhcor-som.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause)
3 * Copyright (C) Linaro Ltd 2019 - All Rights Reserved
8 #include "stm32mp15-pinctrl.dtsi"
9 #include "stm32mp15xxac-pinctrl.dtsi"
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/mfd/st,stpmic1.h>
23 reserved-memory {
24 #address-cells = <1>;
25 #size-cells = <1>;
29 compatible = "shared-dma-pool";
[all …]
/linux/Documentation/input/devices/
H A Dcma3000_d0x.rst1 CMA3000-D0x Accelerometer
5 * VTI CMA3000-D0x
8 CMA3000-D0X Product Family Specification 8281000A.02.pdf
15 -----------
17 CMA3000 Tri-axis accelerometer supports Motion detect, Measurement and
20 Motion Detect Mode:
21 Its the low power mode where interrupts are generated only
24 Measurement Mode:
25 This mode is used to read the acceleration data on X,Y,Z
28 Free fall Mode:
[all …]
/linux/include/drm/display/
H A Ddrm_dsc.h1 /* SPDX-License-Identifier: MIT
45 * struct drm_dsc_rc_range_parameters - DSC Rate Control range parameters
67 * struct drm_dsc_config - Parameters required to configure DSC
84 * Flag to indicate if RGB - YCoCg conversion is needed
101 * @simple_422: True if simple 4_2_2 mode is enabled else False
144 * Number of pixels to delay the initial transmission
149 * Initial decoder delay, number of pixel times that the decoder
173 u16 rc_buf_thresh[DSC_NUM_BUF_RANGES - 1];
193 * @initial_scale_value: Initial value for the scale factor
221 * @vbr_enable: True if VBR mode is enabled, false if disabled
[all …]

12345678910>>...42