| /linux/Documentation/devicetree/bindings/i2c/ |
| H A D | hisilicon,ascend910-i2c.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/i2c/hisilicon,ascend910-i2c.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: HiSilicon common I2C controller 10 - Yicong Yang <yangyicong@hisilicon.com> 13 The HiSilicon common I2C controller can be used for many different 17 - $ref: /schemas/i2c/i2c-controller.yaml# 21 const: hisilicon,ascend910-i2c 32 clock-frequency: [all …]
|
| H A D | snps,designware-i2c.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only 3 --- 4 $id: http://devicetree.org/schemas/i2c/snps,designware-i2c.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Synopsys DesignWare APB I2C Controller 10 - Jarkko Nikula <jarkko.nikula@linux.intel.com> 13 - $ref: /schemas/i2c/i2c-controller.yaml# 14 - if: 19 const: mscc,ocelot-i2c 28 - description: Generic Synopsys DesignWare I2C controller [all …]
|
| H A D | i2c-rk3x.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/i2c/i2c-rk3x.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Rockchip RK3xxx I2C controller 10 This driver interfaces with the native I2C controller present in Rockchip 14 - $ref: /schemas/i2c/i2c-controller.yaml# 17 - Heiko Stuebner <heiko@sntech.de> 23 - const: rockchip,rv1108-i2c 24 - const: rockchip,rk3066-i2c [all …]
|
| H A D | st,stm32-i2c.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/i2c/st,stm32-i2c.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: I2C controller embedded in STMicroelectronics STM32 I2C platform 10 - Pierre-Yves MORDRET <pierre-yves.mordret@foss.st.com> 13 - $ref: /schemas/i2c/i2c-controller.yaml# 14 - if: 19 - st,stm32f7-i2c 20 - st,stm32mp13-i2c [all …]
|
| H A D | renesas,rcar-i2c.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/i2c/renesas,rcar-i2c.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Renesas R-Car I2C Controller 10 - Wolfram Sang <wsa+renesas@sang-engineering.com> 15 - items: 16 - enum: 17 - renesas,i2c-r8a7778 # R-Car M1A 18 - renesas,i2c-r8a7779 # R-Car H1 [all …]
|
| /linux/arch/riscv/boot/dts/starfive/ |
| H A D | jh7100-common.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 OR MIT 7 /dts-v1/; 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/leds/common.h> 11 #include <dt-bindings/pinctrl/pinctrl-starfive-jh7100.h> 21 stdout-path = "serial0:115200n8"; 25 timebase-frequency = <6250000>; 34 compatible = "gpio-leds"; 36 led-ack { 40 linux,default-trigger = "heartbeat"; [all …]
|
| /linux/arch/arm/boot/dts/st/ |
| H A D | stm32mp157c-emstamp-argon.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 9 #include "stm32mp15-pinctrl.dtsi" 10 #include "stm32mp15xxac-pinctrl.dtsi" 11 #include <dt-bindings/gpio/gpio.h> 12 #include <dt-bindings/mfd/st,stpmic1.h> 23 stdout-path = "serial0:115200n8"; 31 reserved-memory { 32 #address-cells = <1>; 33 #size-cells = <1>; 37 compatible = "shared-dma-pool"; [all …]
|
| H A D | stm32mp157a-stinger96.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 9 #include "stm32mp15-pinctrl.dtsi" 10 #include "stm32mp15xxac-pinctrl.dtsi" 11 #include <dt-bindings/gpio/gpio.h> 12 #include <dt-bindings/mfd/st,stpmic1.h> 24 stdout-path = "serial1:115200n8"; 33 compatible = "gpio-leds"; 38 linux,default-trigger = "heartbeat"; 39 default-state = "off"; [all …]
|
| H A D | stm32mp135f-dhcor-dhsbc.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 6 * DHCR-STM32MP135F-C100-R051-EE-F0409-SPI4-RTC-WBT-I-01LG 7 * DHCOR PCB number: 718-100 or newer 8 * DHSBC PCB number: 719-100 or newer 11 /dts-v1/; 13 #include <dt-bindings/regulator/st,stm32mp13-regulator.h> 16 #include "stm32mp13xx-dhcor-som.dtsi" 20 compatible = "dh,stm32mp135f-dhcor-dhsbc", 21 "dh,stm32mp135f-dhcor-som", 32 stdout-path = "serial0:115200n8"; [all …]
|
| H A D | stm32mp15xx-dhcor-avenger96.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause) 3 * Copyright (C) Linaro Ltd 2019 - All Rights Reserved 9 #include "stm32mp15xx-dhcor-io1v8.dtsi" 22 cec_clock: clk-cec-fixed { 23 #clock-cells = <0>; 24 compatible = "fixed-clock"; 25 clock-frequency = <24000000>; 29 stdout-path = "serial0:115200n8"; 32 hdmi-out { 33 compatible = "hdmi-connector"; [all …]
|
| H A D | stm32mp157c-odyssey.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 6 /dts-v1/; 8 #include "stm32mp157c-odyssey-som.dtsi" 11 model = "Seeed Studio Odyssey-STM32MP157C Board"; 12 compatible = "seeed,stm32mp157c-odyssey", 13 "seeed,stm32mp157c-odyssey-som", "st,stm32mp157"; 21 stdout-path = "serial0:115200n8"; 26 pinctrl-names = "default", "sleep"; 27 pinctrl-0 = <&dcmi_pins_b>; 28 pinctrl-1 = <&dcmi_sleep_pins_b>; [all …]
|
| H A D | stm32mp157a-icore-stm32mp1-edimm2.2.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 3 * Copyright (c) STMicroelectronics 2019 - All Rights Reserved 8 /dts-v1/; 10 #include "stm32mp157a-icore-stm32mp1.dtsi" 11 #include "stm32mp15-pinctrl.dtsi" 12 #include "stm32mp15xxaa-pinctrl.dtsi" 13 #include <dt-bindings/gpio/gpio.h> 17 compatible = "engicam,icore-stm32mp1-edimm2.2", 18 "engicam,icore-stm32mp1", "st,stm32mp157"; 25 stdout-path = "serial0:115200n8"; [all …]
|
| /linux/drivers/mfd/ |
| H A D | intel-lpss-acpi.c | 1 // SPDX-License-Identifier: GPL-2.0-only 25 #include "intel-lpss.h" 28 PROPERTY_ENTRY_U32("intel,spi-pxa2xx-type", LPSS_SPT_SSP), 42 PROPERTY_ENTRY_U32("i2c-sda-hold-time-ns", 230), 56 PROPERTY_ENTRY_U32("reg-io-width", 4), 57 PROPERTY_ENTRY_U32("reg-shift", 2), 58 PROPERTY_ENTRY_BOOL("snps,uart-16550-compatible"), 73 PROPERTY_ENTRY_U32("intel,spi-pxa2xx-type", LPSS_BXT_SSP), 87 PROPERTY_ENTRY_U32("i2c-sda-hold-time-ns", 42), 88 PROPERTY_ENTRY_U32("i2c-sda-falling-time-ns", 171), [all …]
|
| /linux/arch/arm64/boot/dts/rockchip/ |
| H A D | rk3399-roc-pc.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Copyright (c) 2017 T-Chip Intelligent Technology Co., Ltd 6 /dts-v1/; 7 #include <dt-bindings/input/linux-event-codes.h> 8 #include <dt-bindings/pwm/pwm.h> 12 model = "Firefly ROC-RK3399-PC Board"; 13 compatible = "firefly,roc-rk3399-pc", "rockchip,rk3399"; 22 stdout-path = "serial2:1500000n8"; 26 compatible = "pwm-backlight"; 30 clkin_gmac: external-gmac-clock { [all …]
|
| H A D | rk3399-leez-p710.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 7 #include <dt-bindings/input/linux-event-codes.h> 8 #include <dt-bindings/interrupt-controller/irq.h> 9 #include <dt-bindings/pwm/pwm.h> 24 stdout-path = "serial2:1500000n8"; 27 clkin_gmac: external-gmac-clock { 28 compatible = "fixed-clock"; 29 clock-frequency = <125000000>; 30 clock-output-names = "clkin_gmac"; [all …]
|
| H A D | rk3399-sapphire-excavator.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 7 #include "rk3399-sapphire.dtsi" 10 model = "Excavator-RK3399 Board"; 11 compatible = "rockchip,rk3399-sapphire-excavator", "rockchip,rk3399"; 17 adc-keys { 18 compatible = "adc-keys"; 19 io-channels = <&saradc 1>; 20 io-channel-names = "buttons"; 21 keyup-threshold-microvolt = <1800000>; [all …]
|
| H A D | rk3399-hugsun-x99.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 2 /dts-v1/; 3 #include <dt-bindings/pwm/pwm.h> 4 #include <dt-bindings/input/input.h> 5 #include <dt-bindings/interrupt-controller/irq.h> 20 stdout-path = "serial2:1500000n8"; 23 clkin_gmac: external-gmac-clock { 24 compatible = "fixed-clock"; 25 clock-frequency = <125000000>; 26 clock-output-names = "clkin_gmac"; [all …]
|
| H A D | rk3399-rock-pi-4.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 #include <dt-bindings/input/linux-event-codes.h> 8 #include <dt-bindings/leds/common.h> 9 #include <dt-bindings/pwm/pwm.h> 19 stdout-path = "serial2:1500000n8"; 22 clkin_gmac: external-gmac-clock { 23 compatible = "fixed-clock"; 24 clock-frequency = <125000000>; 25 clock-output-names = "clkin_gmac"; 26 #clock-cells = <0>; [all …]
|
| H A D | rk3399-rockpro64.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 #include <dt-bindings/input/linux-event-codes.h> 8 #include <dt-bindings/pwm/pwm.h> 20 stdout-path = "serial2:1500000n8"; 23 clkin_gmac: external-gmac-clock { 24 compatible = "fixed-clock"; 25 clock-frequency = <125000000>; 26 clock-output-names = "clkin_gmac"; 27 #clock-cells = <0>; 30 gpio-keys { [all …]
|
| H A D | rk3399-orangepi.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 8 #include "dt-bindings/pwm/pwm.h" 9 #include "dt-bindings/input/input.h" 10 #include <dt-bindings/interrupt-controller/irq.h> 11 #include "dt-bindings/usb/pd.h" 16 compatible = "xunlong,rk3399-orangepi", "rockchip,rk3399"; 26 stdout-path = "serial2:1500000n8"; 29 clkin_gmac: external-gmac-clock { 30 compatible = "fixed-clock"; [all …]
|
| H A D | rk3399-firefly.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 7 #include <dt-bindings/input/linux-event-codes.h> 8 #include <dt-bindings/interrupt-controller/irq.h> 9 #include <dt-bindings/pwm/pwm.h> 10 #include <dt-bindings/usb/pd.h> 14 model = "Firefly-RK3399 Board"; 15 compatible = "firefly,firefly-rk3399", "rockchip,rk3399"; 25 stdout-path = "serial2:1500000n8"; 29 compatible = "pwm-backlight"; [all …]
|
| H A D | rk3399-nanopi4.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * RK3399-based FriendlyElec boards device tree source 14 /dts-v1/; 15 #include <dt-bindings/input/linux-event-codes.h> 27 stdout-path = "serial2:1500000n8"; 30 clkin_gmac: external-gmac-clock { 31 compatible = "fixed-clock"; 32 clock-frequency = <125000000>; 33 clock-output-names = "clkin_gmac"; 34 #clock-cells = <0>; [all …]
|
| /linux/arch/arm/boot/dts/intel/socfpga/ |
| H A D | socfpga_arria5_socdk.dts | 1 // SPDX-License-Identifier: GPL-2.0+ 10 compatible = "altr,socfpga-arria5-socdk", "altr,socfpga-arria5", "altr,socfpga"; 14 stdout-path = "serial0:115200n8"; 31 compatible = "gpio-leds"; 32 led-hps0 { 37 led-hps1 { 42 led-hps2 { 47 led-hps3 { 54 compatible = "regulator-fixed"; 55 regulator-name = "3.3V"; [all …]
|
| /linux/arch/arm64/boot/dts/altera/ |
| H A D | socfpga_stratix10_socdk.dts | 1 // SPDX-License-Identifier: GPL-2.0-only 10 compatible = "altr,socfpga-stratix10-socdk", "altr,socfpga-stratix10"; 20 stdout-path = "serial0:115200n8"; 24 compatible = "gpio-leds"; 25 led-hps0 { 30 led-hps1 { 35 led-hps2 { 47 ref_033v: regulator-v-ref { 48 compatible = "regulator-fixed"; 49 regulator-name = "0.33V"; [all …]
|
| /linux/arch/arm/boot/dts/rockchip/ |
| H A D | rk3288-veyron-tiger.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 8 /dts-v1/; 9 #include "rk3288-veyron-fievel.dts" 10 #include "rk3288-veyron-edp.dtsi" 14 compatible = "google,veyron-tiger-rev8", "google,veyron-tiger-rev7", 15 "google,veyron-tiger-rev6", "google,veyron-tiger-rev5", 16 "google,veyron-tiger-rev4", "google,veyron-tiger-rev3", 17 "google,veyron-tiger-rev2", "google,veyron-tiger-rev1", 18 "google,veyron-tiger-rev0", "google,veyron-tiger", 21 /delete-node/ vcc18-lcd; [all …]
|