Home
last modified time | relevance | path

Searched full:gen11 (Results 1 – 12 of 12) sorted by relevance

/linux/include/drm/intel/
H A Di915_hdcp_interface.h365 /* physical_port is used until Gen11.5. Must be zero for Gen11.5+ */
367 /* attached_transcoder is for Gen11.5+. Set to zero for <Gen11.5 */
/linux/Documentation/gpu/rfc/
H A Di915_scheduler.rst11 * Basic submission support for all gen11+ platforms
112 (e.g. split-frame on gen11+). The logical mapping of engine instances can change
/linux/drivers/gpu/drm/i915/gt/
H A Dintel_gpu_commands.h156 /* Gen11+. addr = base + (ctx_restore ? offset & GENMASK(12,2) : offset) */
288 #define PIPE_CONTROL_COMMAND_CACHE_INVALIDATE (1<<29) /* gen11+ */
289 #define PIPE_CONTROL_TILE_CACHE_FLUSH (1<<28) /* gen11+ */
298 #define PIPE_CONTROL_PSD_SYNC (1<<17) /* gen11+ */
H A Dselftest_engine_pm.c179 d_ring *= 12500000; /* Fixed 80ns for GEN11 ctx timestamp? */ in __live_engine_timestamps()
H A Dgen8_ppgtt.c1020 * Gen11 has HSDES#:1807136187 unresolved. Disable ro support in gen8_ppgtt_create()
1023 * Gen12 has inherited the same read-only fault issue from gen11. in gen8_ppgtt_create()
H A Dintel_engine_cs.c627 * before Gen11 and on all instances afterwards. in __setup_engine_capabilities()
731 * In Gen11, only even numbered logical VDBOXes are hooked in gen11_vdbox_has_sfc()
/linux/drivers/gpu/drm/i915/gt/uc/abi/
H A Dguc_communication_mmio_abi.h24 * For Gen11+, there are additional 4 registers 0x190240-0x19024C, which
/linux/drivers/gpu/drm/xe/abi/
H A Dguc_communication_mmio_abi.h24 * For Gen11+, there are additional 4 registers 0x190240-0x19024C, which
/linux/drivers/gpu/drm/i915/
H A Dintel_device_info.h80 /* gen11 */
/linux/drivers/gpu/drm/i915/display/
H A Dintel_psr.c3772 * BDW, GEN9 and GEN11 are not validated by HW team in other transcoder in intel_psr_init()
3774 * For now it only supports one instance of PSR for BDW, GEN9 and GEN11. in intel_psr_init()
3775 * So lets keep it hardcoded to PORT_A for BDW, GEN9 and GEN11. in intel_psr_init()
H A Dintel_dp.c5197 * Prior to GEN11's GMP register size is identical to DP HDR static metadata in intel_dp_hdr_metadata_infoframe_sdp_pack()
5198 * infoframe size. But GEN11+ has larger than that size, write_infoframe in intel_dp_hdr_metadata_infoframe_sdp_pack()
/linux/drivers/gpu/drm/i915/gem/selftests/
H A Di915_gem_context.c1279 * Gen11 VME friendly power-gated configuration with in __igt_ctx_sseu()