Home
last modified time | relevance | path

Searched +full:dma +full:- +full:spear1340 (Results 1 – 7 of 7) sorted by relevance

/linux/arch/arm/boot/dts/st/
H A Dspear13xx.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later
9 #address-cells = <1>;
10 #size-cells = <1>;
11 interrupt-parent = <&gic>;
14 #address-cells = <1>;
15 #size-cells = <0>;
18 compatible = "arm,cortex-a9";
21 next-level-cache = <&L2>;
25 compatible = "arm,cortex-a9";
28 next-level-cache = <&L2>;
[all …]
H A Dspear1340.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * DTS file for all SPEAr1340 SoCs
11 compatible = "st,spear1340";
16 compatible = "st,spear-spics-gpio";
18 st-spics,peripcfg-reg = <0x42c>;
19 st-spics,sw-enable-bit = <21>;
20 st-spics,cs-value-bit = <20>;
21 st-spics,cs-enable-mask = <3>;
22 st-spics,cs-enable-shift = <18>;
23 gpio-controller;
[all …]
H A Dspear1340-evb.dts1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * DTS file for SPEAr1340 Evaluation Baord
8 /dts-v1/;
9 /include/ "spear1340.dtsi"
12 model = "ST SPEAr1340 Evaluation Board";
13 compatible = "st,spear1340-evb", "st,spear1340";
14 #address-cells = <1>;
15 #size-cells = <1>;
23 pinctrl-names = "default";
24 pinctrl-0 = <&state_default>;
[all …]
/linux/drivers/phy/st/
H A Dphy-spear1340-miphy.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * ST spear1340-miphy driver
12 #include <linux/dma-mapping.h>
21 /* SPEAr1340 Registers */
33 /* PCIE - SATA configuration registers */
91 regmap_update_bits(priv->misc, SPEAR1340_PCIE_SATA_CFG, in spear1340_miphy_sata_init()
94 regmap_update_bits(priv->misc, SPEAR1340_PCIE_MIPHY_CFG, in spear1340_miphy_sata_init()
98 regmap_update_bits(priv->misc, SPEAR1340_PCM_CFG, in spear1340_miphy_sata_init()
105 regmap_update_bits(priv->misc, SPEAR1340_PERIP1_SW_RST, in spear1340_miphy_sata_init()
107 /* Wait for SATA reset de-assert completion */ in spear1340_miphy_sata_init()
[all …]
/linux/arch/arc/boot/dts/
H A Dabilis_tb10x.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
12 compatible = "abilis,arc-tb10x";
13 #address-cells = <1>;
14 #size-cells = <1>;
17 #address-cells = <1>;
18 #size-cells = <0>;
28 compatible = "snps,arc-timer";
30 interrupt-parent = <&intc>;
36 compatible = "snps,arc-timer";
41 #address-cells = <1>;
[all …]
/linux/arch/powerpc/boot/dts/
H A Dcanyonlands.dts4 * Copyright 2008-2009 DENX Software Engineering, Stefan Roese <sr@denx.de>
11 /dts-v1/;
14 #address-cells = <2>;
15 #size-cells = <1>;
18 dcr-parent = <&{/cpus/cpu@0}>;
28 #address-cells = <1>;
29 #size-cells = <0>;
35 clock-frequency = <0>; /* Filled in by U-Boot */
36 timebase-frequency = <0>; /* Filled in by U-Boot */
37 i-cache-line-size = <32>;
[all …]
/linux/
H A DMAINTAINERS5 ---------------------------------------------------
21 W: *Web-page* with status/info
23 B: URI for where to file *bugs*. A web-page with detailed bug
28 patches to the given subsystem. This is either an in-tree file,
29 or a URI. See Documentation/maintainer/maintainer-entry-profile.rst
46 N: [^a-z]tegra all files whose path contains tegra
64 ----------------
83 3WARE SAS/SATA-RAID SCSI DRIVERS (3W-XXXX, 3W-9XXX, 3W-SAS)
85 L: linux-scsi@vger.kernel.org
88 F: drivers/scsi/3w-*
[all …]