| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn301/ |
| H A D | dcn301_resource.c | 2 * Copyright 2019-2021 Advanced Micro Devices, Inc. 28 #include "dc.h" 96 dc->ctx->logger 120 #define SRI(reg_name, block, id)\ argument 121 .reg_name = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \ 122 mm ## block ## id ## _ ## reg_name 124 #define SRI2(reg_name, block, id)\ argument 128 #define SRIR(var_name, reg_name, block, id)\ argument 129 .var_name = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \ 130 mm ## block ## id ## _ ## reg_name [all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn31/ |
| H A D | dcn31_resource.c | 28 #include "dc.h" 107 dc->ctx->logger 132 #define SRI(reg_name, block, id)\ argument 133 .reg_name = BASE(reg ## block ## id ## _ ## reg_name ## _BASE_IDX) + \ 134 reg ## block ## id ## _ ## reg_name 136 #define SRI2(reg_name, block, id)\ argument 140 #define SRIR(var_name, reg_name, block, id)\ argument 141 .var_name = BASE(reg ## block ## id ## _ ## reg_name ## _BASE_IDX) + \ 142 reg ## block ## id ## _ ## reg_name 144 #define SRII(reg_name, block, id)\ argument [all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn35/ |
| H A D | dcn35_resource.c | 1 /* SPDX-License-Identifier: MIT */ 28 #include "dc.h" 127 #define BASE_INNER(seg) ctx->dcn_reg_offsets[seg] 135 #define SR_ARR(reg_name, id) \ argument 136 REG_STRUCT[id].reg_name = BASE(reg##reg_name##_BASE_IDX) + reg##reg_name 138 #define SR_ARR_INIT(reg_name, id, value) \ argument 139 REG_STRUCT[id].reg_name = value 141 #define SRI(reg_name, block, id)\ argument 142 REG_STRUCT.reg_name = BASE(reg ## block ## id ## _ ## reg_name ## _BASE_IDX) + \ 143 reg ## block ## id ## _ ## reg_name [all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn36/ |
| H A D | dcn36_resource.c | 1 /* SPDX-License-Identifier: MIT */ 5 #include "dc.h" 112 #define BASE_INNER(seg) ctx->dcn_reg_offsets[seg] 120 #define SR_ARR(reg_name, id) \ argument 121 REG_STRUCT[id].reg_name = BASE(reg##reg_name##_BASE_IDX) + reg##reg_name 123 #define SR_ARR_INIT(reg_name, id, value) \ argument 124 REG_STRUCT[id].reg_name = value 126 #define SRI(reg_name, block, id)\ argument 127 REG_STRUCT.reg_name = BASE(reg ## block ## id ## _ ## reg_name ## _BASE_IDX) + \ 128 reg ## block ## id ## _ ## reg_name [all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn351/ |
| H A D | dcn351_resource.c | 1 /* SPDX-License-Identifier: MIT */ 6 #include "dc.h" 107 #define BASE_INNER(seg) ctx->dcn_reg_offsets[seg] 115 #define SR_ARR(reg_name, id) \ argument 116 REG_STRUCT[id].reg_name = BASE(reg##reg_name##_BASE_IDX) + reg##reg_name 118 #define SR_ARR_INIT(reg_name, id, value) \ argument 119 REG_STRUCT[id].reg_name = value 121 #define SRI(reg_name, block, id)\ argument 122 REG_STRUCT.reg_name = BASE(reg ## block ## id ## _ ## reg_name ## _BASE_IDX) + \ 123 reg ## block ## id ## _ ## reg_name [all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn21/ |
| H A D | dcn21_resource.c | 30 #include "dc.h" 105 #define SRI(reg_name, block, id)\ argument 106 .reg_name = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \ 107 mm ## block ## id ## _ ## reg_name 109 #define SRIR(var_name, reg_name, block, id)\ argument 110 .var_name = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \ 111 mm ## block ## id ## _ ## reg_name 113 #define SRII(reg_name, block, id)\ argument 114 .reg_name[id] = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \ 115 mm ## block ## id ## _ ## reg_name [all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn201/ |
| H A D | dcn201_resource.c | 27 #include "dc.h" 255 #define SRI(reg_name, block, id)\ argument 256 .reg_name = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \ 257 mm ## block ## id ## _ ## reg_name 259 #define SRIR(var_name, reg_name, block, id)\ argument 260 .var_name = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \ 261 mm ## block ## id ## _ ## reg_name 263 #define SRII(reg_name, block, id)\ argument 264 .reg_name[id] = BASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \ 265 mm ## block ## id ## _ ## reg_name [all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn316/ |
| H A D | dcn316_resource.c | 28 #include "dc.h" 152 #define SRI(reg_name, block, id)\ argument 153 .reg_name = BASE(reg ## block ## id ## _ ## reg_name ## _BASE_IDX) + \ 154 reg ## block ## id ## _ ## reg_name 156 #define SRI2(reg_name, block, id)\ argument 160 #define SRIR(var_name, reg_name, block, id)\ argument 161 .var_name = BASE(reg ## block ## id ## _ ## reg_name ## _BASE_IDX) + \ 162 reg ## block ## id ## _ ## reg_name 164 #define SRII(reg_name, block, id)\ argument 165 .reg_name[id] = BASE(reg ## block ## id ## _ ## reg_name ## _BASE_IDX) + \ [all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn315/ |
| H A D | dcn315_resource.c | 28 #include "dc.h" 166 #define SRI(reg_name, block, id)\ argument 167 .reg_name = BASE(reg ## block ## id ## _ ## reg_name ## _BASE_IDX) + \ 168 reg ## block ## id ## _ ## reg_name 170 #define SRI2(reg_name, block, id)\ argument 174 #define SRIR(var_name, reg_name, block, id)\ argument 175 .var_name = BASE(reg ## block ## id ## _ ## reg_name ## _BASE_IDX) + \ 176 reg ## block ## id ## _ ## reg_name 178 #define SRII(reg_name, block, id)\ argument 179 .reg_name[id] = BASE(reg ## block ## id ## _ ## reg_name ## _BASE_IDX) + \ [all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dce60/ |
| H A D | dce60_resource.c | 115 .crtc = (mmCRTC0_CRTC_CONTROL - mmCRTC_CONTROL), 116 .dcp = (mmGRPH_CONTROL - mmGRPH_CONTROL), 118 - mmDPG_PIPE_ARBITRATION_CONTROL3), 121 .crtc = (mmCRTC1_CRTC_CONTROL - mmCRTC_CONTROL), 122 .dcp = (mmDCP1_GRPH_CONTROL - mmGRPH_CONTROL), 124 - mmDPG_PIPE_ARBITRATION_CONTROL3), 127 .crtc = (mmCRTC2_CRTC_CONTROL - mmCRTC_CONTROL), 128 .dcp = (mmDCP2_GRPH_CONTROL - mmGRPH_CONTROL), 130 - mmDPG_PIPE_ARBITRATION_CONTROL3), 133 .crtc = (mmCRTC3_CRTC_CONTROL - mmCRTC_CONTROL), [all …]
|
| /linux/Documentation/devicetree/bindings/display/bridge/ |
| H A D | fsl,imx8qxp-pixel-link.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/display/bridge/fsl,imx8qxp-pixel-link.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Liu Ying <victor.liu@nxp.com> 27 - fsl,imx8qm-dc-pixel-link 28 - fsl,imx8qxp-dc-pixel-link 30 fsl,dc-id: 36 fsl,dc-stream-id: 52 "^port@[1-4]$": [all …]
|
| /linux/drivers/gpu/drm/atmel-hlcdc/ |
| H A D | atmel_hlcdc_dc.c | 1 // SPDX-License-Identifier: GPL-2.0-only 7 * Author: Jean-Jacques Hiblot <jjhiblot@traphandler.com> 8 * Author: Boris BREZILLON <boris.brezillon@free-electrons.com> 14 #include <linux/mfd/atmel-hlcdc.h> 40 .id = 0, 71 .id = 0, 87 .id = 1, 103 .name = "high-end-overlay", 106 .id = 2, 128 .id = 3, [all …]
|
| H A D | atmel_hlcdc_crtc.c | 1 // SPDX-License-Identifier: GPL-2.0-only 6 * Author: Jean-Jacques Hiblot <jjhiblot@traphandler.com> 7 * Author: Boris BREZILLON <boris.brezillon@free-electrons.com> 11 #include <linux/media-bus-format.h> 12 #include <linux/mfd/atmel-hlcdc.h> 29 * struct atmel_hlcdc_crtc_state - Atmel HLCDC CRTC state structure 48 * struct atmel_hlcdc_crtc - Atmel HLCDC CRTC structure 51 * @dc: pointer to the atmel_hlcdc structure provided by the MFD device 53 * @id: CRTC id (returned by drm_crtc_index) 57 struct atmel_hlcdc_dc *dc; member [all …]
|
| /linux/drivers/scsi/esas2r/ |
| H A D | esas2r_targdb.c | 5 * Copyright (c) 2001-2013 ATTO Technology, Inc. 21 * LIMITATION, ANY WARRANTIES OR CONDITIONS OF TITLE, NON-INFRINGEMENT, 40 * Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, 50 for (t = a->targetdb; t < a->targetdb_end; t++) { in esas2r_targ_db_initialize() 53 t->target_state = TS_NOT_PRESENT; in esas2r_targ_db_initialize() 54 t->buffered_target_state = TS_NOT_PRESENT; in esas2r_targ_db_initialize() 55 t->new_target_state = TS_INVALID; in esas2r_targ_db_initialize() 64 for (t = a->targetdb; t < a->targetdb_end; t++) { in esas2r_targ_db_remove_all() 65 if (t->target_state != TS_PRESENT) in esas2r_targ_db_remove_all() 68 spin_lock_irqsave(&a->mem_lock, flags); in esas2r_targ_db_remove_all() [all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/dce/ |
| H A D | dce_i2c.c | 34 struct dc *dc = ddc->ctx->dc; in dce_i2c_oem_device_present() local 35 struct dc_bios *dcb = dc->ctx->dc_bios; in dce_i2c_oem_device_present() 36 struct graphics_object_id id = {0}; in dce_i2c_oem_device_present() local 39 if (!dc->ctx->dc_bios->fw_info.oem_i2c_present) in dce_i2c_oem_device_present() 42 id.id = dc->ctx->dc_bios->fw_info.oem_i2c_obj_id; in dce_i2c_oem_device_present() 43 id.enum_id = 0; in dce_i2c_oem_device_present() 44 id.type = OBJECT_TYPE_GENERIC; in dce_i2c_oem_device_present() 45 if (dcb->funcs->get_i2c_info(dcb, id, &i2c_info) != BP_RESULT_OK) in dce_i2c_oem_device_present() 77 dce_i2c_sw.ctx = ddc->ctx; in dce_i2c_submit_command()
|
| /linux/Documentation/gpu/amdgpu/display/ |
| H A D | multi-display-hdcp-mpo.svg | 1 <?xml version="1.0" encoding="UTF-8" standalone="no"?> 2 <!-- Created with Inkscape (http://www.inkscape.org/) --> 5 xmlns:dc="http://purl.org/dc/elements/1.1/" 7 xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" 10 xmlns:sodipodi="http://sodipodi.sourceforge.net/DTD/sodipodi-0.dtd" 16 id="svg8" 17 inkscape:version="0.92.5 (2060ec1f9f, 2020-04-08)" 18 sodipodi:docname="multi-display-hdcp-mpo.svg"> 20 id="defs2"> 26 id="TriangleOutL" [all …]
|
| H A D | multi-display-hdcp-mpo-less-pipe-ex.svg | 1 <?xml version="1.0" encoding="UTF-8" standalone="no"?> 2 <!-- Created with Inkscape (http://www.inkscape.org/) --> 5 xmlns:dc="http://purl.org/dc/elements/1.1/" 7 xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" 10 xmlns:sodipodi="http://sodipodi.sourceforge.net/DTD/sodipodi-0.dtd" 16 id="svg8" 17 inkscape:version="0.92.5 (2060ec1f9f, 2020-04-08)" 18 sodipodi:docname="multi-display-hdcp-mpo-less-pipe-ex.svg"> 20 id="defs2"> 26 id="TriangleOutL" [all …]
|
| /linux/Documentation/RCU/Design/Data-Structures/ |
| H A D | TreeMapping.svg | 1 <?xml version="1.0" encoding="UTF-8" standalone="no"?> 2 <!-- Creator: fig2dev Version 3.2 Patchlevel 5e --> 4 <!-- CreationDate: Wed Dec 9 17:43:22 2015 --> 6 <!-- Magnification: 1.000 --> 9 xmlns:dc="http://purl.org/dc/elements/1.1/" 11 xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" 14 xmlns:sodipodi="http://sodipodi.sourceforge.net/DTD/sodipodi-0.dtd" 18 viewBox="-12 -12 3699 1074" 19 id="svg2" 24 id="metadata66"> [all …]
|
| /linux/Documentation/userspace-api/media/v4l/ |
| H A D | subdev-image-processing-crop.svg | 1 <?xml version="1.0" encoding="UTF-8" standalone="no"?> 2 <!-- SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later --> 4 xmlns:dc="http://purl.org/dc/elements/1.1/" 6 xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" 9 xmlns:sodipodi="http://sodipodi.sourceforge.net/DTD/sodipodi-0.dtd" 13 viewBox="-194 128 840.06984 194.72276" 14 id="svg2" 17 sodipodi:docname="subdev-image-processing-crop.svg"> 19 id="metadata100"> 23 <dc:format>image/svg+xml</dc:format> [all …]
|
| H A D | constraints.svg | 1 <?xml version="1.0" encoding="UTF-8"?> 2 <!-- SPDX-License-Identifier: GPL-2.0 OR GFDL-1.1-no-invariants-or-later --> 3 …id="svg2" width="249.01mm" height="143.01mm" fill-rule="evenodd" stroke-linejoin="round" stroke-wi… 4 …id="path6127" transform="matrix(-.4 0 0 -.4 -4 0)" d="m0 0 5-5-17.5 5 17.5 5-5-5z" fill="#f00" fil… 5 …id="path5471" transform="matrix(-.4 0 0 -.4 -4 0)" d="m0 0 5-5-17.5 5 17.5 5-5-5z" fill="#000080" … 6 …id="path209" d="m13800 17500h-12400v-14200h24800v14200h-12400z" fill="#fff"/><path id="path211" d=… 7 …id="rect226" class="BoundingBox" x="3e3" y="2200" width="18101" height="10101" fill="none"/><path … 8 …id="g242" class="com.sun.star.drawing.CustomShape" transform="translate(-1350,-3250)"><g id="id8">… 9 …id="rect262" class="BoundingBox" x="13700" y="7100" width="7101" height="101" fill="none"/><path i… 10 …-end="url(#marker5469)" stroke="#000080" stroke-linejoin="round" stroke-width="100"/><rect id="rec… [all …]
|
| /linux/drivers/dma/ |
| H A D | tegra186-gpc-dma.c | 1 // SPDX-License-Identifier: GPL-2.0-only 5 * Copyright (c) 2014-2022, NVIDIA CORPORATION. All rights reserved. 10 #include <linux/dma-mapping.h> 21 #include <dt-bindings/memory/tegra186-mc.h> 22 #include "virt-dma.h" 118 (GENMASK((fls(bs) - 2), 0) << TEGRA_GPCDMA_MMIOSEQ_BURST_SHIFT) 158 * on-flight burst and update DMA status register. 203 * sub-transfer as per requester details and hw support. This sub transfer 235 int id; member 264 writel_relaxed(val, tdc->tdma->base_addr + tdc->chan_base_offset + reg); in tdc_write() [all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/link/ |
| H A D | link_detection.c | 55 link->ctx->logger 71 static const u8 dp_hdmi_dongle_signature_str[] = "DP-HDMI ADAPTOR"; 110 switch (downstream.id) { in get_basic_signal_type() 112 switch (encoder.id) { in get_basic_signal_type() 124 switch (encoder.id) { in get_basic_signal_type() 154 switch (downstream.id) { in get_basic_signal_type() 176 if (link->is_dig_mapping_flexible) in link_detect_sink_signal_type() 177 enc_id = (struct graphics_object_id){.id = ENCODER_ID_UNKNOWN}; in link_detect_sink_signal_type() 179 enc_id = link->link_enc->id; in link_detect_sink_signal_type() 180 result = get_basic_signal_type(enc_id, link->link_id); in link_detect_sink_signal_type() [all …]
|
| /linux/Documentation/RCU/Design/Memory-Ordering/ |
| H A D | rcu_node-lock.svg | 1 <?xml version="1.0" encoding="UTF-8" standalone="no"?> 2 <!-- Creator: fig2dev Version 3.2 Patchlevel 5e --> 4 <!-- CreationDate: Wed Dec 9 17:35:03 2015 --> 6 <!-- Magnification: 2.000 --> 9 xmlns:dc="http://purl.org/dc/elements/1.1/" 11 xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" 14 xmlns:sodipodi="http://sodipodi.sourceforge.net/DTD/sodipodi-0.dtd" 18 viewBox="-44 -44 4036.5336 2812.3117" 19 id="svg2" 22 sodipodi:docname="rcu_node-lock.svg"> [all …]
|
| /linux/Documentation/userspace-api/media/dvb/ |
| H A D | dvbstb.svg | 1 <?xml version="1.0" encoding="UTF-8"?> 2 <!-- SPDX-License-Identifier: GPL-2.0 OR GFDL-1.1-no-invariants-or-later --> 3 …id="svg2" width="15.847cm" height="8.4187cm" fill-rule="evenodd" stroke-linejoin="round" stroke-wi… 4 …dc:format>image/svg+xml</dc:format><dc:type rdf:resource="http://purl.org/dc/dcmitype/StillImage"/… 5 x="1013.1317" y="5435.1221"><tspan id="tspan218" fill="#000000">Antenna</tspan></tspan></tspan></te… 6 …id="rect223" class="BoundingBox" x="6213.1" y="1813.1" width="4544" height="2403" fill="none"/><pa… 7 …id="rect240" class="BoundingBox" x="12113" y="1813.1" width="4544" height="2403" fill="none"/><pat… 8 …id="rect257" class="BoundingBox" x="18113" y="1813.1" width="4544" height="2403" fill="none"/><pat… 9 …id="rect274" class="BoundingBox" x="6113.1" y="5813.1" width="4544" height="2403" fill="none"/><pa… 10 …id="rect291" class="BoundingBox" x="12213" y="5813.1" width="4544" height="2403" fill="none"/><pat… [all …]
|
| /linux/Documentation/RCU/Design/Expedited-Grace-Periods/ |
| H A D | Funnel1.svg | 1 <?xml version="1.0" encoding="UTF-8" standalone="no"?> 2 <!-- Created with Inkscape (http://www.inkscape.org/) --> 5 xmlns:dc="http://purl.org/dc/elements/1.1/" 7 xmlns:rdf="http://www.w3.org/1999/02/22-rdf-syntax-ns#" 10 xmlns:sodipodi="http://sodipodi.sourceforge.net/DTD/sodipodi-0.dtd" 14 id="svg2" 19 id="defs4"> 25 id="Arrow2Lend" 28 id="path3792" 29 style="fill-rule:evenodd;stroke-width:0.625;stroke-linejoin:round" [all …]
|