Home
last modified time | relevance | path

Searched full:hip01 (Results 1 – 9 of 9) sorted by relevance

/linux/arch/arm/boot/dts/hisilicon/
H A Dhip01-ca9x2.dts3 * HiSilicon Ltd. HiP01 SoC
16 #include "hip01.dtsi"
19 model = "Hisilicon HIP01 Development Board";
20 compatible = "hisilicon,hip01-ca9x2", "hisilicon,hip01";
25 enable-method = "hisilicon,hip01-smp";
H A Dhip01.dtsi3 * HiSilicon Ltd. HiP01 SoC
86 compatible = "hisilicon,hip01-sysctrl", "hisilicon,sysctrl";
H A DMakefile5 hip01-ca9x2.dtb
/linux/Documentation/devicetree/bindings/arm/hisilicon/controller/
H A Dsysctrl.yaml16 There are some variants of the Hisilicon system controller, such as HiP01,
19 offset. In addition, the HiP01 system controller has some specific control
20 registers for HIP01 SoC family, such as slave core boot.
24 HiP01 system controller --> hisilicon,hip01-sysctrl
48 - const: hisilicon,hip01-sysctrl
130 /* HiP01 system controller */
132 compatible = "hisilicon,hip01-sysctrl", "hisilicon,sysctrl";
/linux/Documentation/devicetree/bindings/arm/hisilicon/
H A Dhisilicon.yaml42 - description: HiP01 based boards.
44 - const: hisilicon,hip01-ca9x2
45 - const: hisilicon,hip01
/linux/arch/arm/mach-hisi/
H A DKconfig28 bool "Hisilicon HIP01 family"
34 Support for Hisilicon HIP01 SoC family
H A Dplatsmp.c162 node = of_find_compatible_node(NULL, NULL, "hisilicon,hip01-sysctrl"); in hip01_boot_secondary()
187 CPU_METHOD_OF_DECLARE(hip01_smp, "hisilicon,hip01-smp", &hip01_smp_ops);
H A Dhotplug.c228 np = of_find_compatible_node(NULL, NULL, "hisilicon,hip01-sysctrl"); in hip01_set_cpu()
/linux/arch/arm/
H A DKconfig.debug378 bool "Hisilicon Hip01 Debug UART"
383 on HIP01 UART.