| /linux/drivers/soc/samsung/ |
| H A D | exynos-asv.h | 1 /* SPDX-License-Identifier: GPL-2.0 */
14 /* HPM, IDS values to select target group */
43 int level, unsigned int voltage);
44 unsigned int group; member
56 return table->buf[row * (table->num_cols) + col]; in __asv_get_table_entry()
60 unsigned int level, unsigned int group) in exynos_asv_opp_get_voltage() argument
62 return __asv_get_table_entry(&subsys->table, level, group + 1); in exynos_asv_opp_get_voltage()
66 unsigned int level) in exynos_asv_opp_get_frequency() argument
68 return __asv_get_table_entry(&subsys->table, level, 0); in exynos_asv_opp_get_frequency()
|
| /linux/tools/perf/pmu-events/arch/powerpc/power9/ |
| H A D | marked.json | 10 …"BriefDescription": "A Page Directory Entry was reloaded to a level 1 page walk cache from beyond …
25 …'s data cache was reloaded from another chip's memory on the same Node or Group ( Remote) due to a…
45 … Page Table Entry was reloaded to a level 3 page walk cache from the core's L2 data cache. This im…
50 … Page Table Entry was reloaded to a level 3 page walk cache from the core's L3 data cache. This im…
120 …ruction cache was reloaded from another chip's memory on the same Node or Group (Distant) due to a…
145 …"BriefDescription": "Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for a…
190 …ssor's data cache was reloaded from another chip's L4 on the same Node or Group ( Remote) due to a…
200 … "Final Pump Scope (system) ended up larger than Initial Pump Scope (Chip/Group) for a demand load"
205 …"BriefDescription": "Final Pump Scope (Group) ended up either larger or smaller than Initial Pump …
225 … Page Table Entry was reloaded to a level 4 page walk cache from the core's L3 data cache. This is…
[all …]
|
| /linux/drivers/pinctrl/renesas/ |
| H A D | pinctrl-rzn1.c | 1 // SPDX-License-Identifier: GPL-2.0
3 * Copyright (C) 2014-2018 Renesas Electronics Europe Limited
9 #include <dt-bindings/pinctrl/rzn1-pinctrl.h>
19 #include <linux/pinctrl/pinconf-generic.h>
26 #include "../pinctrl-utils.h"
44 * logical to think of the hardware as three levels, with level 3 consisting of
47 * Level 1 functions go from 0 to 9, with level 1 function '15' (0xf) specifying
48 * that level 2 functions are used instead. Level 2 has a lot more options,
49 * going from 0 to 61. Level 3 allows selection of MDIO functions which can be
51 * level 2 functions that can select MDIO, and two MDIO channels so we have four
[all …]
|
| /linux/tools/perf/Documentation/ |
| H A D | topdown.txt | 2 ---------------------
4 TopDown metrics break apart performance bottlenecks. Starting at level
7 level 1 bottlenecks, such as at level 2: core bound, memory bound,
11 perf stat --topdown implements this using available metrics that vary
14 % perf stat -a --topdown -I1000
52 The application opens a group with fixed counter 3 (SLOTS) and any
61 The Fixed counter 3 must be the leader of the group.
84 int slots_fd = perf_event_open(&slots, 0, -1, -1, 0);
95 * Set slots event as the leader of the group.
104 int metrics_fd = perf_event_open(&metrics, 0, -1, slots_fd, 0);
[all …]
|
| H A D | perf-list.txt | 1 perf-list(1)
5 ----
6 perf-list - List all symbolic event types
9 --------
15 -----------
17 various perf commands with the -e option.
20 -------
21 -d::
22 --desc::
25 --no-desc::
[all …]
|
| H A D | perf-stat.txt | 1 perf-stat(1)
5 ----
6 perf-stat - Run a command and gather performance counter statistics
9 ---
[all...] |
| /linux/drivers/gpu/drm/vkms/ |
| H A D | vkms_configfs.c | 1 // SPDX-License-Identifier: GPL-2.0+
16 * struct vkms_configfs_device - Configfs representation of a VKMS device
18 * @group: Top level configuration group that represents a VKMS device.
20 * @planes_group: Default subgroup of @group at "/config/vkms/planes"
21 * @crtcs_group: Default subgroup of @group at "/config/vkms/crtcs"
22 * @encoders_group: Default subgroup of @group at "/config/vkms/encoders"
23 * @connectors_group: Default subgroup of @group at "/config/vkms/connectors"
30 struct config_group group; member
42 * struct vkms_configfs_plane - Configfs representation of a plane
44 * @group: Top level configuration group that represents a plane.
[all …]
|
| /linux/fs/jfs/ |
| H A D | jfs_dmap.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */
3 * Copyright (C) International Business Machines Corp., 2000-2002
25 #define NOFREE ((s8) -1) /* no blocks free */
48 * determine the maximum free string for four (lower level) nodes
66 * - the number of dmaps preceding it
67 * - the number of L0 pages preceding its L0 page
68 * - the number of L1 pages preceding its L1 page
69 * - 3 is added to account for the L2, L1, and L0 page for this dmap
70 * - 1 is added to account for the control page of the map.
76 * convert disk block number to the logical block number of the LEVEL 0
[all …]
|
| /linux/Documentation/devicetree/bindings/opp/ |
| H A D | opp-v2-base.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/opp/opp-v2-base.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Viresh Kumar <viresh.kumar@linaro.org>
13 Devices work at voltage-current-frequency combinations and some implementations
25 pattern: '^opp-table(-[a-z0-9]+)?$'
27 opp-shared:
36 '^opp(-?[0-9]+)*$':
39 One or more OPP nodes describing voltage-current-frequency combinations.
[all …]
|
| /linux/arch/powerpc/platforms/52xx/ |
| H A D | mpc52xx_pic.c | 23 * -----------------
26 * group has 3 irqs, External IRQ0, slice timer 0 irq, and wake from deep
27 * sleep. Main group include the other 3 external IRQs, slice timer 1, RTC,
28 * gpios, and the general purpose timers. Peripheral group contains the
29 * remaining irq sources from all of the on-chip peripherals (PSCs, Ethernet,
33 * -----
42 * assigns a number to each of the irq groups (called the level 1 or L1
43 * value). Within each group individual irq sources are also assigned a
45 * level 2 or L2 value. The virq number is determined by shifting up the
48 * For example, the TMR0 interrupt is irq 9 in the main group. The
[all …]
|
| /linux/Documentation/ABI/testing/ |
| H A D | sysfs-bus-event_source-devices-iommu | 5 Description: Read-only. Attribute group to describe the magic bits
9 ABI/testing/sysfs-bus-event_source-devices-format).
11 Each attribute in this group defines a bit range in
14 are listed below (See the VT-d Spec 4.0 for possible
17 event = "config:0-27" - event ID
18 event_group = "config:28-31" - event group ID
20 filter_requester_en = "config1:0" - Enable Requester ID filter
21 filter_domain_en = "config1:1" - Enable Domain ID filter
22 filter_pasid_en = "config1:2" - Enable PASID filter
23 filter_ats_en = "config1:3" - Enable Address Type filter
[all …]
|
| /linux/include/linux/sched/ |
| H A D | sd_flags.h | 1 /* SPDX-License-Identifier: GPL-2.0 */
3 * sched-domains (multiprocessor balancing) flag declarations.
29 * certain level (e.g. domain starts spanning CPUs outside of the base CPU's
39 * more than one group. This is usually for balancing flags (load balancing
56 * SHARED_CHILD: Set from the base domain up to the NUMA reclaim level.
64 * SHARED_CHILD: Set from the base domain up to the NUMA reclaim level.
80 * SHARED_CHILD: Set from the base domain up to the NUMA reclaim level.
89 * NEEDS_GROUPS: Per-CPU capacity is asymmetric between groups.
99 * NEEDS_GROUPS: Per-CPU capacity is asymmetric between groups.
120 * Domain members share CPU Last Level Caches
[all …]
|
| /linux/tools/testing/selftests/kvm/lib/arm64/ |
| H A D | vgic.c | 1 // SPDX-License-Identifier: GPL-2.0
30 * vGIC-v3 default host setup
33 * vm - KVM VM
34 * nr_vcpus - Number of vCPUs supported by this VM
38 * Return: GIC file-descriptor or negative error code upon failure
40 * The function creates a vGIC-v3 device and maps the distributor and
60 nr_gic_pages = vm_calc_num_guest_pages(vm->mode, KVM_VGIC_V3_DIST_SIZE); in __vgic_v3_setup()
67 nr_gic_pages = vm_calc_num_guest_pages(vm->mode, in __vgic_v3_setup()
92 list_for_each(iter, &vm->vcpus) in vgic_v3_setup()
106 /* should only work for level sensitive interrupts */
[all …]
|
| /linux/rust/syn/ |
| H A D | restriction.rs | 1 // SPDX-License-Identifier: Apache-2.0 OR MIT
7 /// The visibility level of an item: inherited or `pub` or
14 /// [syntax tree enum]: crate::expr::Expr#syntax-tree-enums
17 /// A public visibility level: `pub`.
20 /// A visibility level restricted to some path: `pub(self)` or
30 /// A visibility level restricted to some path: `pub(self)` or
48 // TODO: https://rust-lang.github.io/rfcs/3323-restrictions.html
74 fn parse(input: ParseStream) -> Result<Self> { in parse()
75 // Recognize an empty None-delimited group, as produced by a $:vis in parse()
77 if input.peek(token::Group) { in parse()
[all …]
|
| /linux/drivers/iommu/ |
| H A D | io-pgfault.c | 1 // SPDX-License-Identifier: GPL-2.0
14 #include "iommu-priv.h"
23 struct dev_iommu *param = dev->iommu; in iopf_get_dev_fault_param()
27 fault_param = rcu_dereference(param->fault_param); in iopf_get_dev_fault_param()
28 if (fault_param && !refcount_inc_not_zero(&fault_param->users)) in iopf_get_dev_fault_param()
38 if (refcount_dec_and_test(&fault_param->users)) in iopf_put_dev_fault_param()
42 static void __iopf_free_group(struct iopf_group *group) in __iopf_free_group() argument
46 list_for_each_entry_safe(iopf, next, &group->faults, list) { in __iopf_free_group()
47 if (!(iopf->fault.prm.flags & IOMMU_FAULT_PAGE_REQUEST_LAST_PAGE)) in __iopf_free_group()
52 iopf_put_dev_fault_param(group->fault_param); in __iopf_free_group()
[all …]
|
| /linux/arch/sh/boards/mach-dreamcast/ |
| H A D | irq.c | 1 // SPDX-License-Identifier: GPL-2.0
18 * Dreamcast System ASIC Hardware Events -
28 * There are three 32-bit ESRs located at 0xa05f6900 - 0xa05f6908. Event
29 * types can be found in arch/sh/include/mach-dreamcast/mach/sysasic.h.
30 * There are three groups of EMRs that parallel the ESRs. Each EMR group
31 * corresponds to an IRQ, so 0xa05f6910 - 0xa05f6918 triggers IRQ 13,
32 * 0xa05f6920 - 0xa05f6928 triggers IRQ 11, and 0xa05f6930 - 0xa05f6938
39 * 6900/6910 - Events 0-31, IRQ 13
40 * 6904/6924 - Events 32-63, IRQ 11
41 * 6908/6938 - Events 64-95, IRQ 9
[all …]
|
| /linux/fs/smb/client/ |
| H A D | cifsacl.h | 1 /* SPDX-License-Identifier: LGPL-2.1 */
27 * owner, group and world).
36 * matches names of fields to the spec, MS-DTYP (see sections 2.4.5 and
38 * match the MS-DTYP and MS-SMB2 specs which define the wire format.
41 __u8 Revision; /* revision level, MUST be one */
55 #define ACL_CONTROL_SI 0x0800 /* SACL Auto-Inherited */
56 #define ACL_CONTROL_DI 0x0400 /* DACL Auto-Inherited */
65 #define ACL_CONTROL_GD 0x0002 /* Group was defaulted */
69 #define ACL_REVISION 0x02 /* See section 2.4.4.1 of MS-DTYP */
73 u8 AclRevision; /* revision level */
[all …]
|
| /linux/arch/openrisc/include/asm/ |
| H A D | spr_defs.h | 1 /* SPDX-License-Identifier: GPL-2.0-or-later */
10 * Copyright (C) 2010-2011 Jonas Bonn <jonas@southpole.se>
19 /* Definition of special-purpose registers (SPRs). */
40 /* System control and status group */
69 /* Data MMU group */
77 /* Instruction MMU group */
85 /* Data cache group */
95 /* Instruction cache group */
103 /* MAC group */
107 /* Debug group */
[all …]
|
| /linux/Documentation/devicetree/bindings/interrupt-controller/ |
| H A D | fsl,ls-msi.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/interrupt-controller/fsl,ls-msi.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 This interrupt controller hardware is a second level interrupt controller that
11 is hooked to a parent interrupt controller: e.g: ARM GIC for ARM-based
12 platforms. If interrupt-parent is not provided, the default parent interrupt
15 Each PCIe node needs to have property msi-parent that points to
19 - Frank Li <Frank.Li@nxp.com>
24 - fsl,ls1012a-msi
[all …]
|
| /linux/drivers/irqchip/ |
| H A D | irq-riscv-aplic-msi.c | 1 // SPDX-License-Identifier: GPL-2.0
12 #include <linux/irqchip/riscv-aplic.h>
13 #include <linux/irqchip/riscv-imsic.h>
21 #include "irq-riscv-aplic-main.h"
43 * The section "4.9.2 Special consideration for level-sensitive interrupt in aplic_msi_irq_retrigger_level()
44 * sources" of the RISC-V AIA specification says: in aplic_msi_irq_retrigger_level()
52 writel(d->hwirq, priv->regs + APLIC_SETIPNUM_LE); in aplic_msi_irq_retrigger_level()
60 * EOI handling is required only for level-triggered interrupts in aplic_msi_irq_eoi()
73 * Updating sourcecfg register for level-triggered interrupts in aplic_msi_irq_set_type()
84 struct aplic_msicfg *mc = &priv->msicfg; in aplic_msi_write_msg()
[all …]
|
| /linux/Documentation/devicetree/bindings/pinctrl/ |
| H A D | renesas,rzg2l-poeg.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/pinctrl/renesas,rzg2l-poeg.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Biju Das <biju.das.jz@bp.renesas.com>
16 * Input level detection of the GTETRGA to GTETRGD pins.
17 * Output-disable request from the GPT.
26 - enum:
27 - renesas,r9a07g044-poeg # RZ/G2{L,LC}
28 - renesas,r9a07g054-poeg # RZ/V2L
[all …]
|
| /linux/Documentation/admin-guide/perf/ |
| H A D | qcom_l2_pmu.rst | 2 Qualcomm Technologies Level-2 Cache Performance Monitoring Unit (PMU)
17 Events can be envisioned as a 2-dimensional array. Each column represents
18 a group of events. There are 8 groups. Only one entry from each
19 group can be in use at a time. If multiple events from the same group
23 the code (array row) and G specifies the group (column) 0-7.
34 perf stat -e l2cache_0/config=0x001/,l2cache_0/config=0x042/ -a sleep 1
36 perf stat -e l2cache_0/config=0xfe/ -C 2 sleep 1
39 not work. Per-task perf sessions are not supported.
|
| /linux/tools/perf/ |
| H A D | builtin-stat.c | 1 // SPDX-License-Identifier: GPL-2.0-only
3 * builtin-stat.c
16 1708.761321 task-clock # 11.037 CPUs utilized
17 41,190 context-switches # 0.024 M/sec
18 6,735 CPU-migrations # 0.004 M/sec
19 17,318 page-faults # 0.010 M/sec
21 3,856,436,920 stalled-cycle
1221 int level; parse_cache_level() local
[all...] |
| /linux/drivers/pinctrl/starfive/ |
| H A D | pinctrl-starfive-jh7100.c | 1 // SPDX-License-Identifier: GPL-2.0
26 #include <dt-bindings/pinctrl/pinctrl-starfive-jh7100.h>
29 #include "../pinctrl-utils.h"
33 #define DRIVER_NAME "pinctrl-starfive"
37 * https://github.com/starfive-tech/JH7100_Docs
48 * The following 32-bit registers come in pairs, but only the offset of the
49 * first register is defined. The first controls (interrupts for) GPIO 0-31 and
50 * the second GPIO 32-63.
54 * Interrupt Type. If set to 1 the interrupt is edge-triggered. If set to 0 the
55 * interrupt is level-triggered.
[all …]
|
| /linux/Documentation/filesystems/ext4/ |
| H A D | allocators.rst | 1 .. SPDX-License-Identifier: GPL-2.0
4 ---------------------------------
17 The first tool that ext4 uses to combat fragmentation is the multi-block
23 files) then the file data gets written out in a single multi-block
33 file's data blocks in the same block group as its inode. This cuts down
39 same block group as the directory, when feasible. The working assumption
44 groups; these mini-containers are used as outlined above to try to
45 maintain data locality. However, there is a deliberate quirk -- when a
48 block group that it can find. This encourages directories to spread out
49 over a disk; as the top-level directory/file blobs fill up one block
[all …]
|