Home
last modified time | relevance | path

Searched +full:2 +full:- +full:pixel +full:- +full:align (Results 1 – 25 of 130) sorted by relevance

123456

/linux/drivers/video/fbdev/kyro/
H A DSTG4000OverlayDevice.c36 #define STG4000_OVRL_ALIGN 2
57 /*clipped on-screen pixel position of overlay */
63 /*clipped pixel pos of source data within buffer thses need to be 128 bit word aligned */
69 /* on-screen pixel position of overlay */
152 return -EINVAL; in CreateOverlaySurface()
155 /* Stride in 16 byte words - 16Bpp */ in CreateOverlaySurface()
190 (inWidth & 0x1) ? (inWidth + 1 / 2) : (inWidth / 2); in CreateOverlaySurface()
202 /* Align U,V data to 32byte boundary */ in CreateOverlaySurface()
211 ulOffset += (inHeight / 2) * (uvStride * 16); in CreateOverlaySurface()
212 /* Align U,V data to 32byte boundary */ in CreateOverlaySurface()
[all …]
/linux/drivers/video/fbdev/aty/
H A Dmach64_cursor.c1 // SPDX-License-Identifier: GPL-2.0
21 * The hardware cursor definition requires 2 bits per pixel. The
25 * must be in a contigiuos format. The 2 bit cursor code values are
28 * 00 - pixel colour = CURSOR_CLR_0
29 * 01 - pixel colour = CURSOR_CLR_1
30 * 10 - pixel colour = transparent (current display pixel)
31 * 11 - pixel colour = 1's complement of current display pixel
36 * |<--------------->| | |
70 struct atyfb_par *par = (struct atyfb_par *) info->par; in atyfb_cursor()
75 if (par->mmaped) in atyfb_cursor()
[all …]
/linux/Documentation/devicetree/bindings/display/mediatek/
H A Dmediatek,padding.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Chun-Kuang Hu <chunkuang.hu@kernel.org>
11 - Philipp Zabel <p.zabel@pengutronix.de>
16 width of a layer to be 2-pixel-align, or 4-pixel-align when ETHDR is enabled,
24 - mediatek,mt8188-disp-padding
25 - mediatek,mt8195-mdp3-padding
30 power-domains:
35 - description: Padding's clocks
[all …]
/linux/include/video/
H A Dudlfb.h1 /* SPDX-License-Identifier: GPL-2.0 */
9 * DisplayLink X server as yet - need both to be modified in tandem
59 /* blit-only rendering path metrics, exposed through sysfs */
60 atomic_t bytes_rendered; /* raw pixel-bytes driver asked to render */
63 atomic_t cpu_kcycles_used; /* transpired during pixel processing */
71 /* -BULK_SIZE as per usb-skeleton. Can we get full page and avoid overhead? */
73 #define MAX_TRANSFER (PAGE_SIZE*16 - BULK_SIZE)
79 #define FREE_URB_TIMEOUT (HZ*2)
81 #define BPP 2
93 #define MIN_RAW_PIX_BYTES 2
[all …]
/linux/drivers/media/platform/nxp/imx-jpeg/
H A Dmxc-jpeg.h1 /* SPDX-License-Identifier: GPL-2.0 */
5 * Copyright 2018-2019 NXP
8 #include <media/v4l2-ctrls.h>
9 #include <media/v4l2-device.h>
10 #include <media/v4l2-fh.h>
15 #define MXC_JPEG_NAME "mxc-jpeg"
30 #define MXC_JPEG_MAX_PLANES 2
43 * struct mxc_jpeg_fmt - driver's internal color format data
48 * @depth: number of bits per pixel
51 * @h_align: horizontal alignment order (align to 2^h_align)
[all …]
/linux/drivers/staging/media/atomisp/pci/runtime/frame/src/
H A Dframe.c1 // SPDX-License-Identifier: GPL-2.0
8 * version 2, as published by the Free Software Foundation.
97 return -EINVAL; in ia_css_frame_allocate_from_info()
101 ia_css_frame_allocate(frame, info->res.width, info->res.height, in ia_css_frame_allocate_from_info()
102 info->format, info->padded_width, in ia_css_frame_allocate_from_info()
103 info->raw_bit_depth); in ia_css_frame_allocate_from_info()
119 return -EINVAL; in ia_css_frame_allocate()
131 (*frame)->data); in ia_css_frame_allocate()
135 (void *)-1, (unsigned int)-1); in ia_css_frame_allocate()
145 hmm_free(frame->data); in ia_css_frame_free()
[all …]
/linux/drivers/media/platform/chips-media/wave5/
H A Dwave5-vpuapi.h1 /* SPDX-License-Identifier: (GPL-2.0 OR BSD-3-Clause) */
3 * Wave5 series multi-standard codec IP - helper definitions
5 * Copyright (C) 2021-2023 CHIPS&MEDIA INC
13 #include <media/v4l2-device.h>
14 #include <media/v4l2-mem2mem.h>
15 #include <media/v4l2-ctrls.h>
16 #include "wave5-vpuerror.h"
17 #include "wave5-vpuconfig.h"
18 #include "wave5-vdi.h"
38 VPU_INST_STATE_INIT_SEQ = 2,
[all …]
/linux/drivers/media/platform/nxp/
H A Dimx-mipi-csis.c1 // SPDX-License-Identifier: GPL-2.0
3 * Samsung CSIS MIPI CSI-2 receiver driver.
5 * The Samsung CSIS IP is a MIPI CSI-2 receiver found in various NXP i.MX7 and
10 * Copyright (C) 2015-2016 Freescale Semiconductor, Inc. All Rights Reserved.
11 * Copyright (C) 2011 - 2013 Samsung Electronics Co., Ltd.
31 #include <media/v4l2-common.h>
32 #include <media/v4l2-device.h>
33 #include <media/v4l2-event.h>
34 #include <media/v4l2-fwnode.h>
35 #include <media/v4l2-mc.h>
[all …]
/linux/drivers/media/platform/mediatek/mdp/
H A Dmtk_mdp_m2m.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (c) 2015-2016 MediaTek Inc.
14 #include <media/v4l2-event.h>
15 #include <media/v4l2-ioctl.h>
24 * struct mtk_mdp_pix_limit - image pixel size limits
25 * @org_w: source pixel width
26 * @org_h: source pixel height
27 * @target_rot_dis_w: pixel dst scaled width with the rotator is off
28 * @target_rot_dis_h: pixel dst scaled height with the rotator is off
29 * @target_rot_en_w: pixel dst scaled width with the rotator is on
[all …]
/linux/drivers/media/platform/verisilicon/
H A Dhantro_hevc.c1 // SPDX-License-Identifier: GPL-2.0
9 #include <media/v4l2-mem2mem.h>
14 #define VERT_FILTER_RAM_SIZE 8 /* bytes per pixel row */
19 #define BSD_CTRL_RAM_SIZE 4 /* bytes per pixel row */
21 #define VERT_SAO_RAM_SIZE 48 /* bytes per pixel */
35 struct hantro_hevc_dec_hw_ctx *hevc_dec = &ctx->hevc_dec; in hantro_hevc_ref_init()
37 hevc_dec->ref_bufs_used = 0; in hantro_hevc_ref_init()
43 struct hantro_hevc_dec_hw_ctx *hevc_dec = &ctx->hevc_dec; in hantro_hevc_get_ref_buf()
48 if (hevc_dec->ref_bufs_poc[i] == poc) { in hantro_hevc_get_ref_buf()
49 hevc_dec->ref_bufs_used |= 1 << i; in hantro_hevc_get_ref_buf()
[all …]
/linux/drivers/gpu/ipu-v3/
H A Dipu-image-convert.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Copyright (C) 2012-2016 Mentor Graphics Inc.
9 #include <linux/dma-mapping.h>
12 #include <video/imx-ipu-image-convert.h>
14 #include "ipu-prv.h"
26 * dimension is split into 1, 2, or 4 equal stripes, for a maximum
29 * the DMA channel's parameter memory!). IDMA double-buffering is used
30 * to convert each tile back-to-back when possible (see note below
36 * +---------+-----+
37 * +-----+---+ | A | B |
[all …]
/linux/drivers/media/platform/mediatek/jpeg/
H A Dmtk_jpeg_core.h1 /* SPDX-License-Identifier: GPL-2.0-only */
14 #include <media/v4l2-ctrls.h>
15 #include <media/v4l2-device.h>
16 #include <media/v4l2-fh.h>
17 #include <media/videobuf2-v4l2.h>
21 #define MTK_JPEG_NAME "mtk-jpeg"
38 * enum mtk_jpeg_ctx_state - states of the context state machine
50 * struct mtk_jpeg_variant - mtk jpeg driver variant
118 * struct mtk_jpegenc_clk - Structure used to store vcodec clock information
128 * struct mtk_jpegdec_clk - Structure used to store vcodec clock information
[all …]
/linux/drivers/media/i2c/
H A Dmt9m114.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (c) 2020-2023 Laurent Pinchart <laurent.pinchart@ideasonboard.com>
26 #include <media/v4l2-async.h>
27 #include <media/v4l2-cci.h>
28 #include <media/v4l2-ctrls.h>
29 #include <media/v4l2-device.h>
30 #include <media/v4l2-fwnode.h>
31 #include <media/v4l2-mediabus.h>
32 #include <media/v4l2-subdev.h>
39 #define MT9M114_COMMAND_REGISTER_REFRESH BIT(2)
[all …]
H A Dmt9m111.c1 // SPDX-License-Identifier: GPL-2.0-only
14 #include <linux/v4l2-mediabus.h>
18 #include <media/v4l2-async.h>
19 #include <media/v4l2-common.h>
20 #include <media/v4l2-ctrls.h>
21 #include <media/v4l2-device.h>
22 #include <media/v4l2-event.h>
23 #include <media/v4l2-fwnode.h>
67 #define MT9M111_RESET_ANALOG_STANDBY (1 << 2)
76 #define MT9M111_RM_ROW_SKIP_2X (1 << 2)
[all …]
H A Dmt9p031.c1 // SPDX-License-Identifier: GPL-2.0-only
6 * Copyright (C) 2011, Javier Martin <javier.martin@vista-silicon.com>
28 #include <media/v4l2-async.h>
29 #include <media/v4l2-ctrls.h>
30 #include <media/v4l2-device.h>
31 #include <media/v4l2-fwnode.h>
32 #include <media/v4l2-subdev.h>
34 #include "aptina-pll.h"
50 #define MT9P031_WINDOW_HEIGHT_MIN 2
54 #define MT9P031_WINDOW_WIDTH_MIN 2
[all …]
/linux/drivers/staging/sm750fb/
H A Dsm750_hw.c1 // SPDX-License-Identifier: GPL-2.0
34 sm750_dev->vidreg_start = pci_resource_start(pdev, 1); in hw_sm750_map()
35 sm750_dev->vidreg_size = SZ_2M; in hw_sm750_map()
37 pr_info("mmio phyAddr = %lx\n", sm750_dev->vidreg_start); in hw_sm750_map()
52 sm750_dev->pvReg = in hw_sm750_map()
53 ioremap(sm750_dev->vidreg_start, sm750_dev->vidreg_size); in hw_sm750_map()
54 if (!sm750_dev->pvReg) { in hw_sm750_map()
56 ret = -EFAULT; in hw_sm750_map()
59 pr_info("mmio virtual addr = %p\n", sm750_dev->pvReg); in hw_sm750_map()
62 sm750_dev->accel.dprBase = sm750_dev->pvReg + DE_BASE_ADDR_TYPE1; in hw_sm750_map()
[all …]
/linux/Documentation/admin-guide/media/
H A Dstarfive_camss.rst1 .. SPDX-License-Identifier: GPL-2.0
10 ------------
24 ----------------------------------
28 |\ +---------------+ +-----------+
29 +----------+ | \ | | | |
31 | MIPI |----->| |----->| ISP |----->| |
33 +----------+ | | | | | Memory |
34 |MUX| +---------------+ | Interface |
35 +----------+ | | | |
36 | | | |---------------------------->| |
[all …]
H A Draspberrypi-pisp-be.rst1 .. SPDX-License-Identifier: GPL-2.0
4 Raspberry Pi PiSP Back End Memory-to-Memory ISP (pisp-be)
10 The PiSP Back End is a memory-to-memory Image Signal Processor (ISP) which reads
13 pixel data back to memory through two distinct output channels.
19 tessellation and the computation of low-level configuration parameters is
24 an image sensor through a MIPI CSI-2 compatible capture interface, storing them
29 The pisp-be driver
32 The Raspberry Pi PiSP Back End (pisp-be) driver is located under
33 drivers/media/platform/raspberrypi/pisp-be. It uses the `V4L2 API` to register
38 The media topology registered by the `pisp-be` driver is represented below:
[all …]
H A Dqcom_camss.rst1 .. SPDX-License-Identifier: GPL-2.0
9 ------------
25 ----------------------------------
30 - 2 / 3 CSIPHY modules. They handle the Physical layer of the CSI2 receivers.
32 - 2 / 4 CSID (CSI Decoder) modules. They handle the Protocol and Application
36 - ISPIF (ISP Interface) module. Handles the routing of the data streams from
38 - 1 / 2 VFE (Video Front End) module(s). Contain a pipeline of image processing
39 hardware blocks. The VFE has different input interfaces. The PIX (Pixel) input
48 -----------------------
52 - Input from camera sensor via CSIPHY;
[all …]
/linux/drivers/gpu/drm/meson/
H A Dmeson_osd_afbcd.c1 // SPDX-License-Identifier: GPL-2.0+
26 * for the 2 OSD planes.
30 * - basic AFBC buffer for RGB32 only, thus YTR feature is mandatory
31 * - SPARSE layout and SPLIT layout
32 * - only 16x16 superblock
35 * decoded pixel stream to the OSD1 Plane pixel composer.
43 * - basic AFBC buffer for multiple RGB and YUV pixel formats
44 * - SPARSE layout and SPLIT layout
45 * - 16x16 and 32x8 "wideblk" superblocks
46 * - Tiled header
[all …]
/linux/Documentation/userspace-api/media/v4l/
H A Dcrop.rst1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later
6 Image Cropping, Insertion and Scaling -- the CROP API
12 <selection-api>`. The new API should be preferred in most cases,
13 with the exception of pixel aspect ratio detection, which is
15 equivalent in the SELECTION API. See :ref:`selection-vs-crop` for a
62 .. _crop-scale:
64 .. kernel-figure:: crop.svg
66 :align: center
81 :ref:`vbi-hsync`). Vertically ITU-R line numbers of the first field
82 (see ITU R-525 line numbering for :ref:`525 lines <vbi-525>` and for
[all …]
H A Dpixfmt-yuv-planar.rst1 .. SPDX-License-Identifier: GFDL-1.1-no-invariants-or-later
3 .. planar-yuv:
12 - Semi-planar formats use two planes. The first plane is the luma plane and
16 - Fully planar formats use three planes to store the Y, Cb and Cr components
19 Within a plane, components are stored in pixel order, which may be linear or
26 and applications that support the multi-planar API, described in
27 :ref:`planar-apis`. Unless explicitly documented as supporting non-contiguous
31 Semi-Planar YUV Formats
43 line stride. With horizontal subsampling by 2, the chroma line stride is equal
46 For non-contiguous formats, no constraints are enforced by the format on the
[all …]
/linux/drivers/media/platform/samsung/s5p-jpeg/
H A Djpeg-core.h1 /* SPDX-License-Identifier: GPL-2.0-only */
2 /* linux/drivers/media/platform/samsung/s5p-jpeg/jpeg-core.h
15 #include <media/v4l2-device.h>
16 #include <media/v4l2-fh.h>
17 #include <media/v4l2-ctrls.h>
19 #define S5P_JPEG_M2M_NAME "s5p-jpeg"
43 #define SJPEG_FMT_FLAG_DEC_CAPTURE (1 << 2)
53 #define S5P_JPEG_DISABLE -1
95 * struct s5p_jpeg - JPEG IP abstraction
142 * struct s5p_jpeg_fmt - driver's internal color format data
[all …]
/linux/drivers/media/platform/ti/cal/
H A Dcal-video.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * TI Camera Access Layer (CAL) - Video Device
5 * Copyright (c) 2015-2020 Texas Instruments Inc.
16 #include <media/media-device.h>
17 #include <media/v4l2-common.h>
18 #include <media/v4l2-ctrls.h>
19 #include <media/v4l2-device.h>
20 #include <media/v4l2-event.h>
21 #include <media/v4l2-fh.h>
22 #include <media/v4l2-ioctl.h>
[all …]
/linux/drivers/media/platform/renesas/rcar-vin/
H A Drcar-v4l2.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Driver for Renesas R-Car VIN
6 * Copyright (C) 2011-2013 Renesas Solutions Corp.
10 * Based on the soc-camera rcar_vin driver
15 #include <media/v4l2-event.h>
16 #include <media/v4l2-ioctl.h>
17 #include <media/v4l2-mc.h>
18 #include <media/v4l2-rect.h>
20 #include "rcar-vin.h"
28 /* -----------------------------------------------------------------------------
[all …]

123456