Home
last modified time | relevance | path

Searched +full:1 +full:b000000 (Results 1 – 25 of 48) sorted by relevance

12

/linux/Documentation/devicetree/bindings/clock/
H A Dmediatek,ethsys.yaml33 maxItems: 1
36 const: 1
39 const: 1
50 clock-controller@1b000000 {
53 #clock-cells = <1>;
54 #reset-cells = <1>;
H A Dmediatek,mt8192-clock.yaml41 maxItems: 1
44 const: 1
57 #clock-cells = <1>;
64 #clock-cells = <1>;
71 #clock-cells = <1>;
78 #clock-cells = <1>;
85 #clock-cells = <1>;
92 #clock-cells = <1>;
99 #clock-cells = <1>;
106 #clock-cells = <1>;
[all …]
H A Dmediatek,mt8195-clock.yaml53 maxItems: 1
56 const: 1
69 #clock-cells = <1>;
76 #clock-cells = <1>;
83 #clock-cells = <1>;
90 #clock-cells = <1>;
97 #clock-cells = <1>;
104 #clock-cells = <1>;
111 #clock-cells = <1>;
118 #clock-cells = <1>;
[all …]
/linux/Documentation/devicetree/bindings/display/
H A Darm,hdlcd.yaml24 maxItems: 1
27 maxItems: 1
33 maxItems: 1
37 maxItems: 1
43 maxItems: 1
62 hdlcd@2b000000 {
77 #address-cells = <1>;
/linux/arch/arm64/boot/dts/ti/
H A Dk3-am62a-wakeup.dtsi11 #address-cells = <1>;
12 #size-cells = <1>;
50 #address-cells = <1>;
68 wkup_rti0: watchdog@2b000000 {
84 #thermal-sensor-cells = <1>;
H A Dk3-am62p-j722s-common-wakeup.dtsi12 #address-cells = <1>;
13 #size-cells = <1>;
53 #address-cells = <1>;
71 wkup_rti0: watchdog@2b000000 {
87 #thermal-sensor-cells = <1>;
92 #address-cells = <1>;
93 #size-cells = <1>;
107 resets = <&k3_reset 121 1>;
109 ti,atcm-enable = <1>;
110 ti,btcm-enable = <1>;
[all …]
H A Dk3-am62-wakeup.dtsi15 #address-cells = <1>;
16 #size-cells = <1>;
54 ti,syss-mask = <1>;
59 #address-cells = <1>;
60 #size-cells = <1>;
75 #address-cells = <1>;
93 wkup_rti0: watchdog@2b000000 {
109 #thermal-sensor-cells = <1>;
/linux/arch/powerpc/kernel/
H A Ddawr.c31 * doublewords (64 bits) biased by -1 eg. 0b000000=1DW and in set_dawr()
36 mrd = ((brk->hw_len + 7) >> 3) - 1; in set_dawr()
/linux/arch/arm64/boot/dts/qcom/
H A Dqcs8550.dtsi18 * 1. Firmware related regions which aren't shared with kernel.
92 q6_mpss_dtb_mem: q6-mpss-dtb-region@9b000000 {
H A Dipq5018.dtsi31 #address-cells = <1>;
44 CPU1: cpu@1 {
133 #address-cells = <1>;
134 #size-cells = <1>;
180 #clock-cells = <1>;
181 #reset-cells = <1>;
187 #hwlock-cells = <1>;
213 #dma-cells = <1>;
229 #address-cells = <1>;
260 #address-cells = <1>;
[all …]
H A Dipq5332.dtsi31 #address-cells = <1>;
44 CPU1: cpu@1 {
153 #address-cells = <1>;
154 #size-cells = <1>;
173 #address-cells = <1>;
174 #size-cells = <1>;
176 cpu_speed_bin: cpu-speed-bin@1d {
210 #clock-cells = <1>;
211 #reset-cells = <1>;
212 #interconnect-cells = <1>;
[all …]
H A Dsdm670-google-sargo.dts84 mpss_region: mpss@8b000000 {
146 ts_1p8_supply: ts-1p8-regulator {
323 regulators-1 {
427 #address-cells = <1>;
430 rmi4-f01@1 {
432 syna,nosleep-mode = <1>;
439 syna,sensor-type = <1>;
473 data-lanes = <0 1 2 3>;
510 mmc-hs200-1_8v;
511 mmc-hs400-1_8v;
[all …]
H A Dipq9574.dtsi34 #address-cells = <1>;
50 CPU1: cpu@1 {
220 #address-cells = <1>;
221 #size-cells = <1>;
239 #address-cells = <1>;
249 #address-cells = <1>;
250 #size-cells = <1>;
262 #dma-cells = <1>;
263 qcom,ee = <1>;
285 #thermal-sensor-cells = <1>;
[all …]
/linux/arch/arm/boot/dts/arm/
H A Dvexpress-v2p-ca15-tc1.dts5 * CoreTile Express A15x2 (version with Test Chip 1)
35 #address-cells = <1>;
44 cpu@1 {
47 reg = <1>;
70 hdlcd@2b000000 {
103 interrupts = <1 9 0xf04>;
129 interrupts = <1 13 0xf08>,
130 <1 14 0xf08>,
131 <1 11 0xf08>,
132 <1 10 0xf08>;
[all …]
H A Dvexpress-v2p-ca15_a7.dts35 #address-cells = <1>;
48 cpu1: cpu@1 {
51 reg = <1>;
134 hdlcd@2b000000 {
158 interrupts = <1 9 0xf04>;
163 #address-cells = <1>;
164 #size-cells = <1>;
220 interrupts = <1 13 0xf08>,
221 <1 14 0xf08>,
222 <1 11 0xf08>,
[all …]
H A Darm-realview-pb1176.dts28 #address-cells = <1>;
29 #size-cells = <1>;
76 clock-mult = <1>;
132 usb@3b000000 {
142 #address-cells = <1>;
146 #address-cells = <1>;
157 port@1 {
158 reg = <1>;
178 #address-cells = <1>;
179 #size-cells = <1>;
[all …]
/linux/arch/arm64/boot/dts/mediatek/
H A Dmt6779.dtsi25 #address-cells = <1>;
35 cpu1: cpu@1 {
134 ppi_cluster1: interrupt-partition-1 {
153 #clock-cells = <1>;
159 #clock-cells = <1>;
189 #clock-cells = <1>;
242 #clock-cells = <1>;
248 #clock-cells = <1>;
254 #clock-cells = <1>;
260 #clock-cells = <1>;
[all …]
/linux/Documentation/devicetree/bindings/remoteproc/
H A Dti,pru-rproc.yaml21 containing the revised ICSSG v1.1 (eg: J721E, AM65x SR2.0) have an extra two
70 maxItems: 1
121 #address-cells = <1>;
122 #size-cells = <1>;
128 #address-cells = <1>;
129 #size-cells = <1>;
163 icssg0: icssg@b000000 {
167 #address-cells = <1>;
168 #size-cells = <1>;
/linux/arch/arm64/boot/dts/freescale/
H A Dimx8-ss-conn.dtsi38 conn_subsys: bus@5b000000 {
40 #address-cells = <1>;
41 #size-cells = <1>;
60 #index-cells = <1>;
151 #address-cells = <1>;
152 #size-cells = <1>;
198 #clock-cells = <1>;
212 #clock-cells = <1>;
226 #clock-cells = <1>;
240 #clock-cells = <1>;
[all …]
/linux/arch/arm/boot/dts/gemini/
H A Dgemini.dtsi13 #address-cells = <1>;
14 #size-cells = <1>;
32 #clock-cells = <1>;
33 #reset-cells = <1>;
181 interrupts = <14 IRQ_TYPE_EDGE_FALLING>, /* Timer 1 */
218 pinctrl-1 = <&sata_and_ide_pins>;
231 power-controller@4b000000 {
292 #interrupt-cells = <1>;
295 <0x4800 0 0 1 &pci_intc 0>, /* Slot 9 */
296 <0x4800 0 0 2 &pci_intc 1>,
[all …]
/linux/arch/arm/boot/dts/mediatek/
H A Dmt7629.dtsi19 #address-cells = <1>;
20 #size-cells = <1>;
23 #address-cells = <1>;
35 cpu1: cpu@1 {
58 clk40m: oscillator-1 {
77 #address-cells = <1>;
78 #size-cells = <1>;
84 #clock-cells = <1>;
90 #clock-cells = <1>;
96 #power-domain-cells = <1>;
[all …]
H A Dmt2701.dtsi24 #address-cells = <1>;
33 cpu@1 {
80 rtc32k: oscillator@1 {
102 target: trip-point@1 {
129 #clock-cells = <1>;
135 #clock-cells = <1>;
136 #reset-cells = <1>;
142 #clock-cells = <1>;
143 #reset-cells = <1>;
153 #power-domain-cells = <1>;
[all …]
/linux/arch/arm/boot/dts/qcom/
H A Dqcom-ipq4019.dtsi13 #address-cells = <1>;
14 #size-cells = <1>;
44 #address-cells = <1>;
60 cpu@1 {
168 <GIC_PPI 1 (GIC_CPU_MASK_SIMPLE(4) | IRQ_TYPE_LEVEL_LOW)>;
174 #address-cells = <1>;
175 #size-cells = <1>;
179 intc: interrupt-controller@b000000 {
189 #clock-cells = <1>;
190 #reset-cells = <1>;
[all …]
/linux/arch/arm/boot/dts/ti/omap/
H A Dam33xx.dtsi16 #address-cells = <1>;
17 #size-cells = <1>;
46 #address-cells = <1>;
92 /* OPP100-1 */
122 /* OPP120-1 */
136 /* OPP Turbo-1 */
157 target-module@4b000000 {
162 #address-cells = <1>;
163 #size-cells = <1>;
170 #address-cells = <1>;
[all …]
/linux/arch/mips/boot/dts/img/
H A Dpistachio.dtsi16 #address-cells = <1>;
17 #size-cells = <1>;
22 #address-cells = <1>;
58 #address-cells = <1>;
76 #address-cells = <1>;
94 #address-cells = <1>;
112 #address-cells = <1>;
206 img,voltage-select = <1>;
222 #address-cells = <1>;
232 dmas = <&mdc 1 0xffffffff 0>, <&mdc 2 0xffffffff 0>;
[all …]

12