Home
last modified time | relevance | path

Searched +full:0 +full:xc7018 (Results 1 – 3 of 3) sorted by relevance

/linux/Documentation/devicetree/bindings/clock/
H A Dqcom,qcs8300-gcc.yaml27 - description: PCIE 0 Pipe clock source
31 - description: UFS Phy Rx symbol 0 clock source
33 - description: UFS Phy Tx symbol 0 clock source
51 reg = <0x00100000 0xc7018>;
/linux/drivers/clk/qcom/
H A Dgcc-sa8775p.c74 .offset = 0x0,
77 .enable_reg = 0x4b028,
78 .enable_mask = BIT(0),
89 { 0x1, 2 },
94 .offset = 0x0,
111 .offset = 0x1000,
114 .enable_reg = 0x4b028,
126 .offset = 0x4000,
129 .enable_reg = 0x4b028,
141 .offset = 0x5000,
[all …]
/linux/arch/arm64/boot/dts/qcom/
H A Dmonaco.dtsi35 #clock-cells = <0>;
41 #clock-cells = <0>;
48 #size-cells = <0>;
50 cpu0: cpu@0 {
53 reg = <0x0 0x0>;
61 qcom,freq-domain = <&cpufreq_hw 0>;
79 reg = <0x0 0x100>;
87 qcom,freq-domain = <&cpufreq_hw 0>;
105 reg = <0x0 0x200>;
131 reg = <0x0 0x300>;
[all …]