Home
last modified time | relevance | path

Searched +full:0 +full:x00010004 (Results 1 – 25 of 34) sorted by relevance

12

/linux/Documentation/devicetree/bindings/thermal/
H A Dqoriq-thermal.yaml20 Register (IPBRR0) at offset 0x0BF8.
24 0x01900102 T1040
82 reg = <0xf0000 0x1000>;
83 interrupts = <18 2 0 0>;
84 fsl,tmu-range = <0x000a0000 0x00090026 0x0008004a 0x0001006a>;
85 fsl,tmu-calibration = <0x00000000 0x00000025>,
86 <0x00000001 0x00000028>,
87 <0x00000002 0x0000002d>,
88 <0x00000003 0x00000031>,
89 <0x00000004 0x00000036>,
[all …]
/linux/arch/sh/boards/mach-ecovec24/
H A Dsdram.S23 ED 0xFD000010, 0x00000000 /* DBEN */
24 ED 0xFD000040, 0x00000000 /* DBRFPDN0 */
25 ED 0xFD000014, 0x00000002 /* DBCMDCNT (PALL) */
26 ED 0xFD000014, 0x00000004 /* DBCMDCNT (REF) */
27 ED 0xFD000040, 0x00000001 /* DBRFPDN0 */
43 ED 0xFD000040, 0x00000000 /* DBRFPDN0 */
45 ED 0xFD000014, 0x00000002 /* DBCMDCNT (PALL) */
46 ED 0xFD000014, 0x00000004 /* DBCMDCNT (REF) */
47 ED 0xFD000010, 0x00000001 /* DBEN */
48 ED 0xFD000040, 0x00010000 /* DBRFPDN0 */
[all …]
/linux/arch/sh/boards/mach-se/7724/
H A Dsdram.S23 ED 0xFD000010, 0x00000000 /* DBEN */
24 ED 0xFD000040, 0x00000000 /* DBRFPDN0 */
25 ED 0xFD000014, 0x00000002 /* DBCMDCNT (PALL) */
26 ED 0xFD000014, 0x00000004 /* DBCMDCNT (REF) */
27 ED 0xFD000040, 0x00000001 /* DBRFPDN0 */
43 ED 0xFD000040, 0x00000000 /* DBRFPDN0 */
45 ED 0xFD000014, 0x00000002 /* DBCMDCNT (PALL) */
46 ED 0xFD000014, 0x00000004 /* DBCMDCNT (REF) */
47 ED 0xFD000010, 0x00000001 /* DBEN */
48 ED 0xFD000040, 0x00010000 /* DBRFPDN0 */
[all …]
/linux/arch/mips/sgi-ip22/
H A Dip22-eisa.c45 #define EIU_MODE_REG 0x0001ffc0
46 #define EIU_STAT_REG 0x0001ffc4
47 #define EIU_PREMPT_REG 0x0001ffc8
48 #define EIU_QUIET_REG 0x0001ffcc
49 #define EIU_INTRPT_ACK 0x00010004
58 for (i = 0; i < 4; i++) { in decode_eisa_sig()
61 if (!i && (sig[0] & 0x80)) in decode_eisa_sig()
65 sig_str[0] = ((sig[0] >> 2) & 0x1f) + ('A' - 1); in decode_eisa_sig()
66 sig_str[1] = (((sig[0] & 3) << 3) | (sig[1] >> 5)) + ('A' - 1); in decode_eisa_sig()
67 sig_str[2] = (sig[1] & 0x1f) + ('A' - 1); in decode_eisa_sig()
[all …]
/linux/include/soc/bcm2835/
H A Draspberrypi-firmware.h15 RPI_FIRMWARE_STATUS_REQUEST = 0,
16 RPI_FIRMWARE_STATUS_SUCCESS = 0x80000000,
17 RPI_FIRMWARE_STATUS_ERROR = 0x80000001,
37 RPI_FIRMWARE_PROPERTY_END = 0,
38 RPI_FIRMWARE_GET_FIRMWARE_REVISION = 0x00000001,
40 RPI_FIRMWARE_SET_CURSOR_INFO = 0x00008010,
41 RPI_FIRMWARE_SET_CURSOR_STATE = 0x00008011,
43 RPI_FIRMWARE_GET_BOARD_MODEL = 0x00010001,
44 RPI_FIRMWARE_GET_BOARD_REVISION = 0x00010002,
45 RPI_FIRMWARE_GET_BOARD_MAC_ADDRESS = 0x00010003,
[all …]
/linux/include/scsi/
H A Dsrp.h48 SRP_LOGIN_REQ = 0x00,
49 SRP_TSK_MGMT = 0x01,
50 SRP_CMD = 0x02,
51 SRP_I_LOGOUT = 0x03,
52 SRP_LOGIN_RSP = 0xc0,
53 SRP_RSP = 0xc1,
54 SRP_LOGIN_REJ = 0xc2,
55 SRP_T_LOGOUT = 0x80,
56 SRP_CRED_REQ = 0x81,
57 SRP_AER_REQ = 0x82,
[all …]
/linux/lib/crypto/
H A Ddes.c31 0x00, 0x00, 0x40, 0x04, 0x10, 0x10, 0x50, 0x14,
32 0x04, 0x40, 0x44, 0x44, 0x14, 0x50, 0x54, 0x54,
33 0x02, 0x02, 0x42, 0x06, 0x12, 0x12, 0x52, 0x16,
34 0x06, 0x42, 0x46, 0x46, 0x16, 0x52, 0x56, 0x56,
35 0x80, 0x08, 0xc0, 0x0c, 0x90, 0x18, 0xd0, 0x1c,
36 0x84, 0x48, 0xc4, 0x4c, 0x94, 0x58, 0xd4, 0x5c,
37 0x82, 0x0a, 0xc2, 0x0e, 0x92, 0x1a, 0xd2, 0x1e,
38 0x86, 0x4a, 0xc6, 0x4e, 0x96, 0x5a, 0xd6, 0x5e,
39 0x20, 0x20, 0x60, 0x24, 0x30, 0x30, 0x70, 0x34,
40 0x24, 0x60, 0x64, 0x64, 0x34, 0x70, 0x74, 0x74,
[all …]
/linux/drivers/net/ipa/reg/
H A Dgsi_reg-v4.11.c14 0x0000c020 + 0x1000 * GSI_EE_AP);
17 0x0000c024 + 0x1000 * GSI_EE_AP);
20 [CHTYPE_PROTOCOL] = GENMASK(2, 0),
32 0x0000f000 + 0x4000 * GSI_EE_AP, 0x80);
35 [CH_R_LENGTH] = GENMASK(19, 0),
40 0x0000f004 + 0x4000 * GSI_EE_AP, 0x80);
42 REG_STRIDE(CH_C_CNTXT_2, ch_c_cntxt_2, 0x0000f008 + 0x4000 * GSI_EE_AP, 0x80);
44 REG_STRIDE(CH_C_CNTXT_3, ch_c_cntxt_3, 0x0000f00c + 0x4000 * GSI_EE_AP, 0x80);
47 [WRR_WEIGHT] = GENMASK(3, 0),
58 REG_STRIDE_FIELDS(CH_C_QOS, ch_c_qos, 0x0000f05c + 0x4000 * GSI_EE_AP, 0x80);
[all …]
H A Dgsi_reg-v4.9.c14 0x0000c020 + 0x1000 * GSI_EE_AP);
17 0x0000c024 + 0x1000 * GSI_EE_AP);
20 [CHTYPE_PROTOCOL] = GENMASK(2, 0),
32 0x0000f000 + 0x4000 * GSI_EE_AP, 0x80);
35 [CH_R_LENGTH] = GENMASK(19, 0),
40 0x0000f004 + 0x4000 * GSI_EE_AP, 0x80);
42 REG_STRIDE(CH_C_CNTXT_2, ch_c_cntxt_2, 0x0000f008 + 0x4000 * GSI_EE_AP, 0x80);
44 REG_STRIDE(CH_C_CNTXT_3, ch_c_cntxt_3, 0x0000f00c + 0x4000 * GSI_EE_AP, 0x80);
47 [WRR_WEIGHT] = GENMASK(3, 0),
58 REG_STRIDE_FIELDS(CH_C_QOS, ch_c_qos, 0x0000f05c + 0x4000 * GSI_EE_AP, 0x80);
[all …]
H A Dgsi_reg-v4.5.c14 0x0000c020 + 0x1000 * GSI_EE_AP);
17 0x0000c024 + 0x1000 * GSI_EE_AP);
20 [CHTYPE_PROTOCOL] = GENMASK(2, 0),
32 0x0000f000 + 0x4000 * GSI_EE_AP, 0x80);
35 [CH_R_LENGTH] = GENMASK(15, 0),
40 0x0000f004 + 0x4000 * GSI_EE_AP, 0x80);
42 REG_STRIDE(CH_C_CNTXT_2, ch_c_cntxt_2, 0x0000f008 + 0x4000 * GSI_EE_AP, 0x80);
44 REG_STRIDE(CH_C_CNTXT_3, ch_c_cntxt_3, 0x0000f00c + 0x4000 * GSI_EE_AP, 0x80);
47 [WRR_WEIGHT] = GENMASK(3, 0),
57 REG_STRIDE_FIELDS(CH_C_QOS, ch_c_qos, 0x0000f05c + 0x4000 * GSI_EE_AP, 0x80);
[all …]
/linux/drivers/virt/vboxguest/
H A Dvmmdev.h17 #define VMMDEV_PORT_OFF_REQUEST 0
50 #define VMMDEV_EVENT_MOUSE_CAPABILITIES_CHANGED BIT(0)
72 #define VMMDEV_EVENT_VALID_EVENT_MASK 0x000007ffU
79 #define VMMDEV_VERSION 0x00010004
81 #define VMMDEV_VERSION_MINOR (VMMDEV_VERSION & 0xffff)
87 #define VMMDEV_REQUEST_HEADER_VERSION 0x10001
124 #define VMMDEV_MOUSE_GUEST_CAN_ABSOLUTE BIT(0)
155 #define VMMDEV_MOUSE_RANGE_MIN 0
157 #define VMMDEV_MOUSE_RANGE_MAX 0xFFFF
181 #define VMMDEV_HVF_HGCM_PHYS_PAGE_LIST BIT(0)
[all …]
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_default.h26 #define mmGRBM_CNTL_DEFAULT 0x00000018
27 #define mmGRBM_SKEW_CNTL_DEFAULT 0x00000020
28 #define mmGRBM_STATUS2_DEFAULT 0x00000000
29 #define mmGRBM_PWR_CNTL_DEFAULT 0x00000000
30 #define mmGRBM_STATUS_DEFAULT 0x00000000
31 #define mmGRBM_STATUS_SE0_DEFAULT 0x00000000
32 #define mmGRBM_STATUS_SE1_DEFAULT 0x00000000
33 #define mmGRBM_SOFT_RESET_DEFAULT 0x00000000
34 #define mmGRBM_CGTT_CLK_CNTL_DEFAULT 0x00000100
35 #define mmGRBM_GFX_CLKEN_CNTL_DEFAULT 0x00001008
[all …]
H A Dgc_10_1_0_default.h26 #define mmSDMA0_DEC_START_DEFAULT 0x00000000
27 #define mmSDMA0_PG_CNTL_DEFAULT 0x00000000
28 #define mmSDMA0_PG_CTX_LO_DEFAULT 0x00000000
29 #define mmSDMA0_PG_CTX_HI_DEFAULT 0x00000000
30 #define mmSDMA0_PG_CTX_CNTL_DEFAULT 0x00000000
31 #define mmSDMA0_POWER_CNTL_DEFAULT 0x40000050
32 #define mmSDMA0_CLK_CTRL_DEFAULT 0x00000100
33 #define mmSDMA0_CNTL_DEFAULT 0x000000c2
34 #define mmSDMA0_CHICKEN_BITS_DEFAULT 0x01af0107
35 #define mmSDMA0_GB_ADDR_CONFIG_DEFAULT 0x00000044
[all …]
/linux/arch/powerpc/boot/dts/fsl/
H A Dt1023si-post.dtsi39 alloc-ranges = <0 0 0x10000 0>;
44 alloc-ranges = <0 0 0x10000 0>;
49 alloc-ranges = <0 0 0x10000 0>;
56 interrupts = <25 2 0 0>;
64 bus-range = <0x0 0xff>;
65 interrupts = <20 2 0 0>;
67 pcie@0 {
68 reg = <0 0 0 0 0>;
73 interrupts = <20 2 0 0>;
74 interrupt-map-mask = <0xf800 0 0 7>;
[all …]
H A Dt1040si-post.dtsi39 alloc-ranges = <0 0 0x10000 0>;
44 alloc-ranges = <0 0 0x10000 0>;
49 alloc-ranges = <0 0 0x10000 0>;
56 interrupts = <25 2 0 0>;
64 bus-range = <0x0 0xff>;
65 interrupts = <20 2 0 0>;
67 pcie@0 {
68 reg = <0 0 0 0 0>;
73 interrupts = <20 2 0 0>;
74 interrupt-map-mask = <0xf800 0 0 7>;
[all …]
/linux/arch/arm64/boot/dts/freescale/
H A Dfsl-ls1012a.dtsi32 #size-cells = <0>;
34 cpu0: cpu@0 {
37 reg = <0x0>;
38 clocks = <&clockgen QORIQ_CLK_CMUX 0>;
54 arm,psci-suspend-param = <0x0>;
63 #clock-cells = <0>;
70 #clock-cells = <0>;
92 reg = <0x0 0x1401000 0 0x1000>, /* GICD */
93 <0x0 0x1402000 0 0x2000>, /* GICC */
94 <0x0 0x1404000 0 0x2000>, /* GICH */
[all …]
H A Dfsl-ls1088a.dtsi27 #size-cells = <0>;
30 cpu0: cpu@0 {
33 reg = <0x0>;
34 clocks = <&clockgen QORIQ_CLK_CMUX 0>;
42 reg = <0x1>;
43 clocks = <&clockgen QORIQ_CLK_CMUX 0>;
51 reg = <0x2>;
52 clocks = <&clockgen QORIQ_CLK_CMUX 0>;
60 reg = <0x3>;
61 clocks = <&clockgen QORIQ_CLK_CMUX 0>;
[all …]
H A Dfsl-ls1043a.dtsi37 #size-cells = <0>;
45 cpu0: cpu@0 {
48 reg = <0x0>;
49 clocks = <&clockgen QORIQ_CLK_CMUX 0>;
58 reg = <0x1>;
59 clocks = <&clockgen QORIQ_CLK_CMUX 0>;
68 reg = <0x2>;
69 clocks = <&clockgen QORIQ_CLK_CMUX 0>;
78 reg = <0x3>;
79 clocks = <&clockgen QORIQ_CLK_CMUX 0>;
[all …]
H A Dfsl-ls1046a.dtsi38 #size-cells = <0>;
40 cpu0: cpu@0 {
43 reg = <0x0>;
44 clocks = <&clockgen QORIQ_CLK_CMUX 0>;
53 reg = <0x1>;
54 clocks = <&clockgen QORIQ_CLK_CMUX 0>;
63 reg = <0x2>;
64 clocks = <&clockgen QORIQ_CLK_CMUX 0>;
73 reg = <0x3>;
74 clocks = <&clockgen QORIQ_CLK_CMUX 0>;
[all …]
/linux/include/sound/
H A Dcs35l41.h16 #define CS35L41_FIRSTREG 0x00000000
17 #define CS35L41_LASTREG 0x03804FE8
18 #define CS35L41_DEVID 0x00000000
19 #define CS35L41_REVID 0x00000004
20 #define CS35L41_FABID 0x00000008
21 #define CS35L41_RELID 0x0000000C
22 #define CS35L41_OTPID 0x00000010
23 #define CS35L41_SFT_RESET 0x00000020
24 #define CS35L41_TEST_KEY_CTL 0x00000040
25 #define CS35L41_USER_KEY_CTL 0x00000044
[all …]
/linux/drivers/message/fusion/lsi/
H A Dmpi_log_sas.h16 #define SAS_LOGINFO_NEXUS_LOSS 0x31170000
17 #define SAS_LOGINFO_MASK 0xFFFF0000
20 /* IOC LOGINFO defines, 0x00000000 - 0x0FFFFFFF */
23 /* Bits 27-24: IOC_LOGINFO_ORIGINATOR: 0=IOP, 1=PL, 2=IR */
25 /* Bits 15-0: LOGINFO_CODE Specific */
31 #define IOC_LOGINFO_ORIGINATOR_IOP (0x00000000)
32 #define IOC_LOGINFO_ORIGINATOR_PL (0x01000000)
33 #define IOC_LOGINFO_ORIGINATOR_IR (0x02000000)
35 #define IOC_LOGINFO_ORIGINATOR_MASK (0x0F000000)
40 #define IOC_LOGINFO_CODE_MASK (0x00FF0000)
[all …]
/linux/drivers/video/fbdev/nvidia/
H A Dnv_setup.c62 VGA_WR08(par->PCIO, par->IOBase + 0x04, index); in NVWriteCrtc()
63 VGA_WR08(par->PCIO, par->IOBase + 0x05, value); in NVWriteCrtc()
67 VGA_WR08(par->PCIO, par->IOBase + 0x04, index); in NVReadCrtc()
68 return (VGA_RD08(par->PCIO, par->IOBase + 0x05)); in NVReadCrtc()
93 VGA_RD08(par->PCIO, par->IOBase + 0x0a); in NVWriteAttr()
95 index &= ~0x20; in NVWriteAttr()
97 index |= 0x20; in NVWriteAttr()
103 VGA_RD08(par->PCIO, par->IOBase + 0x0a); in NVReadAttr()
105 index &= ~0x20; in NVReadAttr()
107 index |= 0x20; in NVReadAttr()
[all …]
/linux/tools/perf/pmu-events/arch/x86/ivybridge/
H A Dcache.json4 "Counter": "0,1,2,3",
5 "EventCode": "0x51",
9 "UMask": "0x1"
13 "Counter": "0,1,2,3",
15 "EventCode": "0x48",
19 "UMask": "0x2"
24 "EventCode": "0x48",
28 "UMask": "0x1"
34 "EventCode": "0x48",
37 "UMask": "0x1"
[all …]
/linux/arch/arm/boot/dts/nxp/ls/
H A Dls1021a.dtsi31 #size-cells = <0>;
36 reg = <0xf00>;
37 clocks = <&clockgen 1 0>;
44 reg = <0xf01>;
45 clocks = <&clockgen 1 0>;
50 memory@0 {
52 reg = <0x0 0x0 0x0 0x0>;
57 #clock-cells = <0>;
80 offset = <0xb0>;
81 mask = <0x02>;
[all …]
/linux/tools/perf/pmu-events/arch/x86/jaketown/
H A Dcache.json4 "Counter": "0,1,2,3",
5 "EventCode": "0x51",
8 "UMask": "0x2"
12 "Counter": "0,1,2,3",
13 "EventCode": "0x51",
16 "UMask": "0x8"
20 "Counter": "0,1,2,3",
21 "EventCode": "0x51",
24 "UMask": "0x4"
28 "Counter": "0,1,2,3",
[all …]

12