| /freebsd/contrib/llvm-project/lldb/include/lldb/Host/ |
| H A D | Terminal.h | 25 Odd, global() enumerator
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.h | 418 uint64_t Odd = Mask & 0x5555555555555555ULL; in getNumCoveredRegs() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMBaseRegisterInfo.cpp | 356 static MCRegister getPairedGPR(MCRegister Reg, bool Odd, in getPairedGPR()
372 unsigned Odd; in getRegAllocationHints() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64A57FPLoadBalancing.cpp | 101 enum class Color { Even, Odd }; enumerator
|
| H A D | AArch64ISelLowering.cpp | 14973 bool Odd = false; in LowerBUILD_VECTOR() local
29611 SDValue Odd = DAG.getNode(AArch64ISD::UZP2, DL, OpVT, Op.getOperand(0), in LowerVECTOR_DEINTERLEAVE() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonBitTracker.cpp | 287 uint16_t BW, bool Odd) -> BT::RegisterCell { in evaluate()
|
| H A D | HexagonISelDAGToDAGHVX.cpp | 854 auto Odd = static_cast<int>(TakeOdd); in vpack() local
869 auto Odd = static_cast<int>(TakeOdd); in vshuff() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/ |
| H A D | AArch64InstPrinter.cpp | 1630 MCRegister Odd = MRI.getSubReg(Reg, Subo); in printGPRSeqPairsClassOperand() local
|
| /freebsd/contrib/llvm-project/llvm/lib/IR/ |
| H A D | AutoUpgrade.cpp | 4028 Value *Odd = Builder.CreateCall(FMA, Ops); in upgradeX86IntrinsicCall() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.cpp | 3571 SDValue &Even, SDValue &Odd) { in lowerGR128Binary()
4570 SDValue Even, Odd; in lowerMULH() local
|
| /freebsd/contrib/llvm-project/clang/lib/CodeGen/TargetBuiltins/ |
| H A D | ARM.cpp | 3417 static llvm::Value *VectorUnzip(CGBuilderTy &Builder, llvm::Value *V, bool Odd) { in VectorUnzip()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 11903 SDValue Odd = lowerVZIP(RISCVISD::RI_VUNZIP2B_VL, Src, in lowerVECTOR_DEINTERLEAVE() local
11915 SDValue Odd = in lowerVECTOR_DEINTERLEAVE() local
11936 SDValue Odd = getDeinterleaveShiftAndTrunc(DL, VecVT, Concat, 2, 1, DAG); in lowerVECTOR_DEINTERLEAVE() local
11964 SDValue Odd = DAG.getExtractSubvector(DL, VecVT, OddWide, 0); in lowerVECTOR_DEINTERLEAVE() local
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | SelectionDAGBuilder.cpp | 12600 SDValue Odd = DAG.getVectorShuffle(OutVT, DL, SubVecs[0], SubVecs[1], in visitVectorDeinterleave() local
|