Home
last modified time | relevance | path

Searched refs:stage (Results 1 – 25 of 34) sorted by relevance

12

/titanic_41/usr/src/cmd/sgs/liblddbg/common/
H A Dgot.c49 Dbg_got_display(Ofl_desc *ofl, Off goff, int stage, in Dbg_got_display() argument
72 if (stage == 0) in Dbg_got_display()
104 if (stage == 0) in Dbg_got_display()
/titanic_41/usr/src/psm/stand/cpr/sparcv9/sun4u/
H A Dcb_srt0.s96 ! first stage
111 ! second stage
/titanic_41/usr/src/uts/common/io/bnxe/577xx/drivers/common/lm/fw/
H A Dinit_defs.h64 #define BLOCK_OPS_IDX(block, stage, end) \ argument
65 (2*(((block)*NUM_OF_INIT_PHASES) + (stage)) + (end))
/titanic_41/usr/src/
H A DMakefile114 install: install1 install2 _msg stage-licenses
118 stage-licenses: install2
119 @cd pkg; pwd; $(MAKE) stage-licenses
/titanic_41/usr/src/uts/sun4/os/
H A Dlgrpplat.c100 lgrp_plat_init(lgrp_init_stages_t stage) in lgrp_plat_init() argument
104 switch (stage) { in lgrp_plat_init()
/titanic_41/usr/src/uts/common/io/fibre-channel/fca/oce/
H A Doce_hw.c265 if (post_status.bits.stage == POST_STAGE_ARMFW_READY) { in oce_is_reset_pci()
336 if (post_status.bits.stage <= POST_STAGE_AWAITING_HOST_RDY) { in oce_POST()
337 post_status.bits.stage = POST_STAGE_CHIP_RESET; in oce_POST()
365 if (post_status.bits.stage == POST_STAGE_ARMFW_READY) in oce_POST()
/titanic_41/usr/src/uts/common/io/bnxe/577xx/drivers/common/ecore/
H A Decore_init.h13 #define BLOCK_OPS_IDX(block, stage, end) \ argument
14 (2*(((block)*NUM_OF_INIT_PHASES) + (stage)) + (end))
H A Decore_init_ops.h239 static void ecore_init_block(struct _lm_device_t *pdev, u32 block, u32 stage) in ecore_init_block() argument
242 INIT_OPS_OFFSETS(pdev)[BLOCK_OPS_IDX(block, stage, in ecore_init_block()
245 INIT_OPS_OFFSETS(pdev)[BLOCK_OPS_IDX(block, stage, in ecore_init_block()
/titanic_41/usr/src/uts/common/fs/zfs/
H A Dzio.c502 enum zio_stage stage, enum zio_stage pipeline) in zio_create() argument
512 ASSERT(vd || stage == ZIO_STAGE_OPEN); in zio_create()
558 zio->io_orig_stage = zio->io_stage = stage; in zio_create()
561 zio->io_state[ZIO_WAIT_READY] = (stage >= ZIO_STAGE_READY); in zio_create()
562 zio->io_state[ZIO_WAIT_DONE] = (stage >= ZIO_STAGE_DONE); in zio_create()
813 enum zio_stage stage = ZIO_FREE_PIPELINE; in zio_free_sync() local
831 stage |= ZIO_STAGE_ISSUE_ASYNC; in zio_free_sync()
835 NULL, 0, NULL, ZIO_STAGE_OPEN, stage); in zio_free_sync()
1384 enum zio_stage stage = zio->io_stage; in zio_execute() local
1388 ASSERT(ISP2(stage)); in zio_execute()
[all …]
/titanic_41/usr/src/uts/common/avs/ns/sdbc/
H A Dsd_ft.c580 _sd_cache_mirror_disable(int host, int stage) in _sd_cache_mirror_disable() argument
586 if (stage == 0) { in _sd_cache_mirror_disable()
654 _sd_remote_disable(int stage) in _sd_remote_disable() argument
660 _SD_SELF_HOST, stage); in _sd_remote_disable()
/titanic_41/usr/src/uts/common/io/scsi/adapters/iscsi/
H A Discsi_cmd.c496 if (icmdp->cmd_un.text.stage == in iscsi_cmd_state_pending()
693 icmdp->cmd_un.text.stage = ISCSI_CMD_TEXT_FINAL_RSP; in iscsi_cmd_state_pending()
843 if (icmdp->cmd_un.text.stage == in iscsi_cmd_state_active()
996 icmdp->cmd_un.text.stage = ISCSI_CMD_TEXT_FINAL_RSP; in iscsi_cmd_state_active()
1097 icmdp->cmd_un.text.stage = ISCSI_CMD_TEXT_FINAL_RSP; in iscsi_cmd_state_active()
H A Discsi_io.c1607 icmdp->cmd_un.text.stage = ISCSI_CMD_TEXT_FINAL_RSP; in iscsi_rx_process_text_rsp()
1615 if ((icmdp->cmd_un.text.stage == ISCSI_CMD_TEXT_INITIAL_REQ) && in iscsi_rx_process_text_rsp()
1620 icmdp->cmd_un.text.stage = ISCSI_CMD_TEXT_FINAL_RSP; in iscsi_rx_process_text_rsp()
1632 if (icmdp->cmd_un.text.stage == ISCSI_CMD_TEXT_INITIAL_REQ) { in iscsi_rx_process_text_rsp()
1662 icmdp->cmd_un.text.stage = ISCSI_CMD_TEXT_FINAL_RSP; in iscsi_rx_process_text_rsp()
1664 icmdp->cmd_un.text.stage = ISCSI_CMD_TEXT_CONTINUATION; in iscsi_rx_process_text_rsp()
2884 icmdp->cmd_un.text.stage = ISCSI_CMD_TEXT_INITIAL_REQ; in iscsi_handle_text()
2921 if (icmdp->cmd_un.text.stage != ISCSI_CMD_TEXT_FINAL_RSP) { in iscsi_handle_text()
2930 icmdp->cmd_un.text.stage = ISCSI_CMD_TEXT_CONTINUATION; in iscsi_handle_text()
H A Discsi.h491 iscsi_cmd_text_stage_t stage; member
/titanic_41/usr/src/pkg/
H A DMakefile436 $(PUB_PKGS): stage-licenses
677 stage-licenses: license-list FRC
/titanic_41/usr/src/stand/lib/fakeboot/
H A Dllib-lfakeboot52 #include <sys/bootsyms.h> /* libnames.a; 2nd stage boot loaders */
/titanic_41/usr/src/lib/libpp/common/
H A DNOTES31 stage of a compiler front end:
/titanic_41/usr/src/cmd/mdb/common/modules/zfs/
H A Dzfs.c2026 const char *type, *stage; in zio_print_cb() local
2051 stage = mdb_ctf_enum_name(stage_enum, zio.io_stage); in zio_print_cb()
2052 if (stage != NULL) in zio_print_cb()
2053 stage += sizeof ("ZIO_STAGE_") - 1; in zio_print_cb()
2055 stage = "?"; in zio_print_cb()
2057 stage = "FAILED"; in zio_print_cb()
2065 ZIO_MAXWIDTH - indent, addr, type, stage); in zio_print_cb()
/titanic_41/usr/src/uts/common/sys/fibre-channel/fca/oce/
H A Doce_hw.h284 uint32_t stage:16; member
286 uint32_t stage:16;
/titanic_41/usr/src/uts/i86pc/os/
H A Dlgrpplat.c429 void lgrp_plat_init(lgrp_init_stages_t stage);
964 lgrp_plat_init(lgrp_init_stages_t stage) in lgrp_plat_init() argument
971 switch (stage) { in lgrp_plat_init()
/titanic_41/usr/src/uts/common/os/
H A Dlgrp.c367 lgrp_init(lgrp_init_stages_t stage) in lgrp_init() argument
372 lgrp_plat_init(stage); in lgrp_init()
374 switch (stage) { in lgrp_init()
/titanic_41/usr/src/lib/libsqlite/test/
H A Dtrigger1.test424 # Ticket #764. At one stage TEMP triggers would fail to re-install when the
/titanic_41/exception_lists/
H A Dpackaging442 # together into a couple of second-stage boot loaders, we dump the static
444 # (e.g., for lint, linking the second-stage boot loaders, ...). Since
/titanic_41/usr/src/grub/grub-0.97/docs/
H A Dinternals.texi33 memory area. And, even in one stage, a single memory area can be used
H A Dgrub.info-243 stage boot image from the network. Then, the second image will try to
46 GRUB provides two second stage images, `nbgrub' and `pxegrub' (*note
52 except their formats. Since the way to load a second stage image you
H A Dmultiboot.texi274 relevant to this specification. Only the @emph{final} stage of the boot
275 loader --- the stage that eventually transfers control to an operating

12