Home
last modified time | relevance | path

Searched refs:PIL_14 (Results 1 – 12 of 12) sorted by relevance

/titanic_41/usr/src/uts/sun4v/ml/
H A Dmach_interrupt.s453 cmp %g4, PIL_14
455 movl %icc, PIL_14, %g4
477 cmp %g4, PIL_14
479 movl %icc, PIL_14, %g4
646 cmp %g4, PIL_14
648 movl %icc, PIL_14, %g4
658 cmp %g4, PIL_14
660 movl %icc, PIL_14, %g4
H A Dtrap_table.s807 mov PIL_14, %g4 ;\
/titanic_41/usr/src/uts/sun4u/os/
H A Dmach_cpu_states.c293 if (spl == ipltospl(PIL_14)) { in panic_enter_hw()
298 intr_dequeue_req(PIL_14, cbe_level14_inum); in panic_enter_hw()
301 intr_enqueue_req(PIL_14, cbe_level14_inum); in panic_enter_hw()
307 wr_clr_softint((1 << PIL_14) | in panic_enter_hw()
/titanic_41/usr/src/uts/sun4/sys/
H A Dintr.h58 #define PIL_14 14 macro
/titanic_41/usr/src/uts/sun4/io/
H A Dcbe.c94 intr_enqueue_req(PIL_14, cbe_level14_inum); in cbe_enable()
105 intr_dequeue_req(PIL_14, cbe_level14_inum); in cbe_disable()
/titanic_41/usr/src/uts/sun4v/os/
H A Dmach_cpu_states.c437 if (spl == ipltospl(PIL_14)) { in panic_enter_hw()
442 intr_dequeue_req(PIL_14, cbe_level14_inum); in panic_enter_hw()
445 intr_enqueue_req(PIL_14, cbe_level14_inum); in panic_enter_hw()
451 wr_clr_softint((1 << PIL_14) | in panic_enter_hw()
/titanic_41/usr/src/uts/sun4u/cpu/
H A Dus3_cheetahplus_asm.s751 cmp %g4, PIL_14
752 movl %icc, PIL_14, %g4
964 cmp %g4, PIL_14
965 movl %icc, PIL_14, %g4
H A Dus3_jalapeno_asm.s525 cmp %g4, PIL_14
527 movl %icc, PIL_14, %g4
H A Dus3_common_asm.s1449 cmp %g4, PIL_14
1451 movl %icc, PIL_14, %g4
1736 cmp %g4, PIL_14
1738 movl %icc, PIL_14, %g4
/titanic_41/usr/src/uts/sun4u/starfire/os/
H A Dbbus_intr.c346 MUTEX_SPIN, (void *)ipltospl(PIL_14)); in sgnblk_poll_init()
/titanic_41/usr/src/uts/sun4/os/
H A Dintr.c387 if (pil == PIL_14) in intr_dequeue_req()
/titanic_41/usr/src/uts/sun4u/ml/
H A Dtrap_table.s938 mov PIL_14, %g4 ;\