Home
last modified time | relevance | path

Searched refs:PCIE_DIP2BUS (Results 1 – 24 of 24) sorted by relevance

/titanic_41/usr/src/uts/sparc/io/pciex/
H A Dpcie_sparc.c35 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in pcie_init_plat()
44 pcie_bus_t *parent_bus_p = PCIE_DIP2BUS(pdip); in pcie_init_plat()
60 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in pcie_fini_plat()
H A Dpcieb_sparc.c201 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in pcieb_attach_plx_workarounds()
312 if (PCIE_IS_PCIE_BDG(PCIE_DIP2BUS(pcieb->pcieb_dip))) in pcieb_init_plx_workarounds()
336 pcie_bus_t *bus_p = PCIE_DIP2BUS(pcieb->pcieb_dip); in plx_ro_disable()
480 uint16_t vendorid = (PCIE_DIP2BUS(dip)->bus_dev_ven_id) & 0xFFFF; in pcieb_print_plx_seeprom_crc_data()
/titanic_41/usr/src/uts/common/io/pciex/
H A Dpciev.c65 bus_p = PCIE_DIP2BUS(dip); in pcie_find_dip_by_bdf()
137 for (pdip = ddi_get_parent(PCIE_BUS2DIP(bus_p)); PCIE_DIP2BUS(pdip); in pcie_cache_domain_info()
139 pbus_p = PCIE_DIP2BUS(pdip); in pcie_cache_domain_info()
187 for (pdip = ddi_get_parent(PCIE_BUS2DIP(bus_p)); PCIE_DIP2BUS(pdip); in pcie_uncache_domain_info()
189 pbus_p = PCIE_DIP2BUS(pdip); in pcie_uncache_domain_info()
217 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in pcie_init_dom()
256 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in pcie_fini_dom()
416 return (PCIE_DIP2BUS(bus_p->bus_rp_dip)); in pciev_get_affected_dev()
420 return (PCIE_DIP2BUS(ddi_get_parent(PCIE_BUS2DIP(bus_p)))); in pciev_get_affected_dev()
H A Dpcie.c286 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in pcie_hpintr_enable()
306 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in pcie_hpintr_disable()
328 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in pcie_open()
357 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in pcie_close()
446 bus_p = PCIE_DIP2BUS(cdip); in pcie_init_cfghdl()
464 pcie_bus_t *bus_p = PCIE_DIP2BUS(cdip); in pcie_fini_cfghdl()
486 bus_p = PCIE_DIP2BUS(cdip); in pcie_initchild()
632 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in pcie_init_pfd()
716 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in pcie_fini_pfd()
1096 pcie_bus_t *parent_bus_p = PCIE_DIP2BUS(pdip); in pcie_init_bus()
[all …]
H A Dpcieb.c296 pcie_bus_t *cdip_bus_p = PCIE_DIP2BUS(cdip); in pcieb_41210_mps_wkrnd()
555 if (PCIE_IS_RP(PCIE_DIP2BUS(dip)) && mp->map_handlep != NULL) { in pcieb_bus_map()
924 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in pcieb_is_pcie_device_type()
1417 pf_eh_enter(PCIE_DIP2BUS(dip)); in pcieb_intr_handler()
1423 pf_eh_exit(PCIE_DIP2BUS(dip)); in pcieb_intr_handler()
1735 pcie_bus_t *bus_p = PCIE_DIP2BUS(pcieb->pcieb_dip); in pcieb_id_props()
H A Dpcie_fault.c174 pcie_bus_t *rbus_p = PCIE_DIP2BUS(bus_p->bus_rp_dip); in pf_eh_exit()
235 if (PCIE_IS_RP(PCIE_DIP2BUS(rdip)) && pf_is_ready(rdip) && in pf_scan_fabric()
482 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in pf_is_ready()
804 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in pcie_clear_errors()
909 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in pf_default_hdl()
996 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in pf_init()
1059 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in pf_fini()
2102 if (PCIE_IS_PCIE_BDG(PCIE_DIP2BUS(dip))) in pf_get_parent_pcie_bridge()
2397 if ((bus_p = PCIE_DIP2BUS(cdip)) == NULL) in pf_hdl_child_lookup()
H A Dpcie_pwr.c841 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in pcie_is_pcie()
/titanic_41/usr/src/uts/common/sys/
H A Dpcie_impl.h36 PCIE_DIP2BUS(dip)->bus_bdf
38 PCIE_DIP2BUS(dip)->bus_bdg_secbus
40 PCIE_DIP2BUS(dip)->bus_pcie2pci_secbus
46 #define PCIE_DIP2BUS(dip) \ macro
56 #define PCIE_DIP2PFD(dip) (PCIE_DIP2BUS(dip))->bus_pfd
62 #define PCIE_DIP2DOM(dip) PCIE_BUS2DOM(PCIE_DIP2BUS(dip))
75 (PCIE_DIP2BUS(dip)->bus_hp_sup_modes)
78 ((PCIE_DIP2BUS(dip)->bus_hp_curr_mode == PCIE_PCI_HP_MODE) || \
79 (PCIE_DIP2BUS(dip)->bus_hp_curr_mode == PCIE_NATIVE_HP_MODE))
459 if (PCIE_IS_PCIE(PCIE_DIP2BUS(dip))) { \
[all …]
/titanic_41/usr/src/uts/i86pc/io/pciex/
H A Dpcie_x86.c44 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in pcie_init_plat()
52 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in pcie_fini_plat()
H A Dnpe.c955 bus_p = PCIE_DIP2BUS(child); in npe_initchild()
/titanic_41/usr/src/uts/sun4/io/px/
H A Dpx_fm.c99 bus_p = PCIE_DIP2BUS(dip); in px_fm_attach()
620 if (pf_tlp_decode(PCIE_DIP2BUS(dip), adv_reg) == DDI_SUCCESS) in px_err_check_pcie()
624 if (pf_tlp_decode(PCIE_DIP2BUS(dip), adv_reg) == DDI_SUCCESS) { in px_err_check_pcie()
686 tlp_sts = pf_tlp_decode(PCIE_DIP2BUS(dip), &adv_reg); in px_pcie_ptlp()
709 lookup = pf_tlp_decode(PCIE_DIP2BUS(dip), &adv_reg); in px_pcie_ptlp()
815 bus_p = PCIE_DIP2BUS(dip); in px_err_cfg_hdl_check()
857 px_dip = PCIE_DIP2BUS(dip)->bus_rp_dip; in px_err_pio_hdl_check()
859 if (!PCIE_IS_RC(PCIE_DIP2BUS(px_dip))) in px_err_pio_hdl_check()
862 ASSERT(PCIE_IS_RC(PCIE_DIP2BUS(px_dip))); in px_err_pio_hdl_check()
893 (bdf == PCIE_DIP2BUS(dip)->bus_bdf)))) in px_err_pio_hdl_check()
[all …]
H A Dpx.c319 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in px_attach()
365 bus_p = PCIE_DIP2BUS(dip); in px_attach()
457 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in px_detach()
1440 bus_p = PCIE_DIP2BUS(dip); in px_set_mps()
/titanic_41/usr/src/uts/common/io/pciex/hotplug/
H A Dpciehpc.c268 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in pciehpc_intr()
505 pcie_bus_t *bus_p = PCIE_DIP2BUS(ctrl_p->hc_dip); in pciehpc_get_slot_state()
561 pcie_bus_t *bus_p = PCIE_DIP2BUS(ctrl_p->hc_dip); in pciehpc_set_slot_name()
638 pcie_bus_t *bus_p = PCIE_DIP2BUS(ctrl_p->hc_dip); in pciehpc_reg_get8()
651 pcie_bus_t *bus_p = PCIE_DIP2BUS(ctrl_p->hc_dip); in pciehpc_reg_get16()
664 pcie_bus_t *bus_p = PCIE_DIP2BUS(ctrl_p->hc_dip); in pciehpc_reg_get32()
677 pcie_bus_t *bus_p = PCIE_DIP2BUS(ctrl_p->hc_dip); in pciehpc_reg_put8()
690 pcie_bus_t *bus_p = PCIE_DIP2BUS(ctrl_p->hc_dip); in pciehpc_reg_put16()
703 pcie_bus_t *bus_p = PCIE_DIP2BUS(ctrl_p->hc_dip); in pciehpc_reg_put32()
725 pcie_bus_t *bus_p = PCIE_DIP2BUS(ctrl_p->hc_dip); in pciehpc_hpc_init()
[all …]
H A Dpcie_hp.c214 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in pcie_hp_init()
261 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in pcie_hp_uninit()
303 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in pcie_hp_intr()
470 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in pcie_hp_create_occupant_props()
669 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in pcie_find_physical_slot()
695 pcie_bus_t *bus_p = PCIE_DIP2BUS(pdip); in pcie_hp_create_port_name_num()
905 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in pcie_hp_common_ops()
H A Dpcishpc.c136 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in pcishpc_init()
837 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in pcishpc_create_controller()
935 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in pcishpc_destroy_controller()
1883 pcie_bus_t *bus_p = PCIE_DIP2BUS(ctrl_p->hc_dip); in pcishpc_set_slot_name()
2359 pcie_bus_t *bus_p = PCIE_DIP2BUS(ctrl_p->hc_dip); in pcishpc_read_reg()
2387 pcie_bus_t *bus_p = PCIE_DIP2BUS(ctrl_p->hc_dip); in pcishpc_write_reg()
/titanic_41/usr/src/uts/intel/io/pciex/
H A Dpcieb_x86.c47 pf_eh_enter(PCIE_DIP2BUS(dip)); in pcieb_peekpoke_cb()
49 pf_eh_exit(PCIE_DIP2BUS(dip)); in pcieb_peekpoke_cb()
71 if (!PCIE_IS_RP(PCIE_DIP2BUS(dip))) in pcieb_plat_peekpoke()
617 if (!PCIE_IS_SW(PCIE_DIP2BUS(dip))) in pcieb_intel_sw_workaround()
H A Dpcie_acpi.c58 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in pcie_acpi_osc()
222 pcie_bus_t *bus_p = PCIE_DIP2BUS(dip); in pcie_is_osc()
H A Dpcie_nvidia.c203 bus_p = PCIE_DIP2BUS(dip); in create_pcie_root_bus()
/titanic_41/usr/src/uts/intel/io/pciex/hotplug/
H A Dpciehpc_acpi.c95 pcie_bus_t *bus_p = PCIE_DIP2BUS(ctrl_p->hc_dip); in pciehpc_update_ops()
230 pcie_bus_t *bus_p = PCIE_DIP2BUS(ctrl_p->hc_dip); in pciehpc_acpi_slotinfo_init()
312 pcie_bus_t *bus_p = PCIE_DIP2BUS(ctrl_p->hc_dip); in pciehpc_acpi_slot_poweron()
384 pcie_bus_t *bus_p = PCIE_DIP2BUS(ctrl_p->hc_dip); in pciehpc_acpi_slot_poweroff()
/titanic_41/usr/src/uts/common/sys/hotplug/pci/
H A Dpcie_hp.h86 (pcie_hp_ctrl_t *)PCIE_DIP2BUS(dip)->bus_hp_ctrl
89 (PCIE_DIP2BUS(dip)->bus_hp_ctrl) = (pcie_hp_ctrl_t *)ctrl_p
/titanic_41/usr/src/uts/sun4v/io/px/
H A Dpx_err.c189 if (pf_tlp_decode(PCIE_DIP2BUS(dip), &adv_reg) == in px_err_fill_pfd()
705 sts = pf_tlp_decode(PCIE_DIP2BUS(dip), &adv_reg); in px_port_handle_errors()
770 sts = pf_tlp_decode(PCIE_DIP2BUS(dip), &adv_reg); in px_pcie_epkt_severity()
H A Dpx_lib4v.c1306 busp = PCIE_DIP2BUS(cdip); in px_pci_config_get()
2245 if (PCIE_DIP2BUS(rcdip) && PCIE_IS_RC(PCIE_DIP2BUS(rcdip))) in px_lib_fabric_sync()
/titanic_41/usr/src/uts/sun4u/io/px/
H A Dpx_err.c1896 (void) pf_tlp_decode(PCIE_DIP2BUS(rpdip), &adv_reg); in px_err_wuc_ruc_handle()
2238 sts = pf_tlp_decode(PCIE_DIP2BUS(rpdip), &adv_reg); in PX_ERPT_SEND_DEC()
H A Dpx_lib4u.c2618 pcie_bus_t *bus_p = PCIE_DIP2BUS(px_p->px_dip); in px_hp_intr_redist()