Home
last modified time | relevance | path

Searched refs:INT64_C (Results 1 – 10 of 10) sorted by relevance

/titanic_41/usr/src/uts/sun4u/sys/
H A Dopl_olympus_regs.h45 #undef INT64_C
46 #define INT64_C(x) (x) macro
70 #define MCNTL_FW_FDTLB INT64_C(0x0000000000004000)
71 #define MCNTL_FW_FITLB INT64_C(0x0000000000008000)
72 #define MCNTL_JPS1_TSBP INT64_C(0x0000000000000100)
73 #define MCNTL_MPG_SITLB INT64_C(0x0000000000000080)
74 #define MCNTL_MPG_SDTLB INT64_C(0x0000000000000040)
91 #define UGESR_IAUG_CRE INT64_C(0x0000000000400000)
92 #define UGESR_IAUG_TSBCTXT INT64_C(0x0000000000200000)
93 #define UGESR_IUG_TSBP INT64_C(0x0000000000100000)
[all …]
H A Dcheetahregs.h58 #undef INT64_C
60 #define INT64_C(x) (x) macro
79 #define DCU_IC INT64_C(0x0000000000000001) /* icache enable */
80 #define DCU_DC INT64_C(0x0000000000000002) /* dcache enable */
81 #define DCU_IM INT64_C(0x0000000000000004) /* immu enable */
82 #define DCU_DM INT64_C(0x0000000000000008) /* dmmu enable */
83 #define DCU_WIH INT64_C(0x0000000000000010) /* Jaguar only - W$ hash index */
84 #define DCU_VW INT64_C(0x0000000000200000) /* virt watchpoint write enable */
85 #define DCU_VR INT64_C(0x0000000000400000) /* virt watchpoint read enable */
86 #define DCU_PW INT64_C(0x0000000000800000) /* phys watchpoint write enable */
[all …]
H A Dspitregs.h271 #define HB_ESTAR_MODE INT64_C(0x1FE0000F080) /* estar mode reg */
272 #define HB_MEM_CNTRL0 INT64_C(0x1FE0000F010) /* mem control0 reg */
275 #define HB_REFRESH_INTERVAL INT64_C(7800) /* 7800 nsecs memory */
279 #define HB_REFRESH_CLOCKS_PER_COUNT INT64_C(64) /* cpu clks per count */
285 #define HB_ECLK_1 INT64_C(0x0000000000000000) /* 1/1 clock */
286 #define HB_ECLK_2 INT64_C(0x0000000000000001) /* 1/2 clock */
287 #define HB_ECLK_4 INT64_C(0x0000000000000003) /* 1/4 clock */
288 #define HB_ECLK_6 INT64_C(0x0000000000000002) /* 1/6 clock */
289 #define HB_ECLK_8 INT64_C(0x0000000000000004) /* 1/8 clock */
H A Dmem_cache.h48 #define PN_L2_IDX_HW_ECC_EN INT64_C(0x0000000000400000)
49 #define PN_L3_IDX_HW_ECC_EN INT64_C(0x0000000002000000)
H A Dus3_module.h341 #define C_AFAR_PA INT64_C(0x000007fffffffff0) /* PA<42:4> physical address */
/titanic_41/usr/src/uts/common/sys/
H A Dint_const.h83 #define INT64_C(c) __CONCAT__(c,l) macro
87 #define INT64_C(c) __CONCAT__(c,ll)
/titanic_41/usr/src/uts/common/os/
H A Dlog_sysevent.c1650 eid->eid_ts = INT64_C(0); in queue_sysevent()
1657 eid->eid_ts = INT64_C(0); in queue_sysevent()
/titanic_41/usr/src/cmd/dtrace/
H A Ddtrace.c1102 for (; (INT64_C(1) << mul) <= nsize; j++, mul += 10) in go()
1105 if (!(nsize & ((INT64_C(1) << (mul - 10)) - 1))) { in go()
/titanic_41/usr/src/uts/common/fs/ufs/
H A Dlufs_map.c1837 if (dp->d_mof < INT64_C(0)) in logmap_logscan_add()
/titanic_41/usr/src/uts/sun4u/cpu/
H A Dus3_common.c320 #define VA13 INT64_C(0x0000000000000002)