/linux/drivers/gpu/drm/amd/display/dc/inc/hw/ |
H A D | optc.h | 64 int vstartup_start; member 111 int vstartup_start, 130 int vstartup_start,
|
H A D | timing_generator.h | 172 int vstartup_start, 258 int vstartup_start,
|
/linux/drivers/gpu/drm/amd/display/dc/optc/dcn10/ |
H A D | dcn10_optc.c | 66 int vstartup_start, in optc1_program_global_sync() argument 74 optc1->vstartup_start = vstartup_start; in optc1_program_global_sync() 79 if (optc1->vstartup_start == 0) { in optc1_program_global_sync() 85 VSTARTUP_START, optc1->vstartup_start); in optc1_program_global_sync() 160 int vstartup_start, in optc1_program_timing() argument 181 optc1->vstartup_start = vstartup_start; in optc1_program_timing() 288 vstartup_start, in optc1_program_timing() 370 vertical_line_start = asic_blank_end - optc1->vstartup_start + 1; in optc1_set_vtg_params() 378 if ((optc1->vstartup_start/2)*2 > asic_blank_end) in optc1_set_vtg_params()
|
/linux/drivers/gpu/drm/amd/display/dc/optc/dcn401/ |
H A D | dcn401_optc.c | 402 int vstartup_start, in optc401_program_global_sync() argument 410 optc1->vstartup_start = vstartup_start; in optc401_program_global_sync() 415 if (optc1->vstartup_start == 0) { in optc401_program_global_sync() 421 VSTARTUP_START, optc1->vstartup_start); in optc401_program_global_sync()
|
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn21/ |
H A D | display_rq_dlg_calc_21.c | 909 unsigned int vstartup_start; in dml_rq_dlg_get_dlg_params() local 1066 vstartup_start = dst->vstartup_start; in dml_rq_dlg_get_dlg_params() 1068 if (vstartup_start / 2.0 in dml_rq_dlg_get_dlg_params() 1075 if (vstartup_start in dml_rq_dlg_get_dlg_params() 1085 vstartup_start = vstartup_start / 2; in dml_rq_dlg_get_dlg_params() 1088 if (vstartup_start >= min_vblank) { in dml_rq_dlg_get_dlg_params() 1097 vstartup_start, in dml_rq_dlg_get_dlg_params() 1099 min_vblank = vstartup_start + 1; in dml_rq_dlg_get_dlg_params() 1103 vstartup_start, in dml_rq_dlg_get_dlg_params()
|
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn20/ |
H A D | display_rq_dlg_calc_20.c | 863 unsigned int vstartup_start; in dml20_rq_dlg_get_dlg_params() local 1026 vstartup_start = dst->vstartup_start; in dml20_rq_dlg_get_dlg_params() 1028 if (vstartup_start / 2.0 in dml20_rq_dlg_get_dlg_params() 1035 if (vstartup_start in dml20_rq_dlg_get_dlg_params() 1045 vstartup_start = vstartup_start / 2; in dml20_rq_dlg_get_dlg_params() 1048 if (vstartup_start >= min_vblank) { in dml20_rq_dlg_get_dlg_params() 1055 vstartup_start, in dml20_rq_dlg_get_dlg_params() 1057 min_vblank = vstartup_start + 1; in dml20_rq_dlg_get_dlg_params() 1060 vstartup_start, in dml20_rq_dlg_get_dlg_params()
|
H A D | display_rq_dlg_calc_20v2.c | 863 unsigned int vstartup_start; in dml20v2_rq_dlg_get_dlg_params() local 1027 vstartup_start = dst->vstartup_start; in dml20v2_rq_dlg_get_dlg_params() 1029 if (vstartup_start / 2.0 in dml20v2_rq_dlg_get_dlg_params() 1036 if (vstartup_start in dml20v2_rq_dlg_get_dlg_params() 1046 vstartup_start = vstartup_start / 2; in dml20v2_rq_dlg_get_dlg_params() 1049 if (vstartup_start >= min_vblank) { in dml20v2_rq_dlg_get_dlg_params() 1056 vstartup_start, in dml20v2_rq_dlg_get_dlg_params() 1058 min_vblank = vstartup_start + 1; in dml20v2_rq_dlg_get_dlg_params() 1061 vstartup_start, in dml20v2_rq_dlg_get_dlg_params()
|
H A D | dcn20_fpu.c | 1108 const struct dc_crtc_timing *dc_crtc_timing, int *vstartup_start) in dcn20_adjust_freesync_v_startup() argument 1138 *vstartup_start = ((newVstartup > *vstartup_start) ? newVstartup : *vstartup_start); in dcn20_adjust_freesync_v_startup() 1185 …pipes[pipe_idx].pipe.dest.vstartup_start = get_vstartup(&context->bw_ctx.dml, pipes, pipe_cnt, pip… in dcn20_calculate_dlg_params() 1208 &context->res_ctx.pipe_ctx[i].pipe_dlg_param.vstartup_start); in dcn20_calculate_dlg_params()
|
/linux/drivers/gpu/drm/amd/display/dc/dml/ |
H A D | dml1_display_rq_dlg_calc.c | 1066 unsigned int vstartup_start; in dml1_rq_dlg_get_dlg_params() local 1251 vstartup_start = e2e_pipe_param->pipe.dest.vstartup_start; in dml1_rq_dlg_get_dlg_params() 1254 vstartup_start = vstartup_start / 2; in dml1_rq_dlg_get_dlg_params() 1256 if (vstartup_start >= min_vblank) { in dml1_rq_dlg_get_dlg_params() 1265 vstartup_start, in dml1_rq_dlg_get_dlg_params() 1267 min_vblank = vstartup_start + 1; in dml1_rq_dlg_get_dlg_params() 1271 vstartup_start, in dml1_rq_dlg_get_dlg_params()
|
H A D | display_mode_lib.c | 233 dml_print("DML PARAMS: vstartup_start = %d\n", pipe_dest->vstartup_start); in dml_log_pipe_params()
|
H A D | display_mode_structs.h | 522 unsigned int vstartup_start; member
|
/linux/drivers/gpu/drm/amd/display/dc/dce110/ |
H A D | dce110_timing_generator.h | 261 int vstartup_start,
|
H A D | dce110_timing_generator_v.c | 438 int vstartup_start, in dce110_timing_generator_v_program_timing() argument
|
H A D | dce110_timing_generator.c | 1955 int vstartup_start, in dce110_tg_program_timing() argument
|
/linux/drivers/gpu/drm/amd/display/dc/dce80/ |
H A D | dce80_timing_generator.c | 111 int vstartup_start, in program_timing() argument
|
/linux/drivers/gpu/drm/amd/display/dc/dce60/ |
H A D | dce60_timing_generator.c | 111 int vstartup_start, in program_timing() argument
|
/linux/drivers/gpu/drm/amd/display/dc/dml/calcs/ |
H A D | dcn_calcs.c | 445 input->dest.vstartup_start = pipe->pipe_dlg_param.vstartup_start; in pipe_ctx_to_e2e_pipe_params() 1212 pipe->pipe_dlg_param.vstartup_start = v->v_startup[input_idx]; in dcn_validate_bandwidth() 1253 hsplit_pipe->pipe_dlg_param.vstartup_start = v->v_startup[input_idx]; in dcn_validate_bandwidth()
|
/linux/drivers/gpu/drm/amd/display/dc/dml/dcn32/ |
H A D | dcn32_fpu.c | 349 pipes[pipe_idx].pipe.dest.vstartup_start = in dcn32_helper_populate_phantom_dlg_params() 1609 …d dcn20_adjust_freesync_v_startup(const struct dc_crtc_timing *dc_crtc_timing, int *vstartup_start) in dcn20_adjust_freesync_v_startup() argument 1638 *vstartup_start = ((newVstartup > *vstartup_start) ? newVstartup : *vstartup_start); in dcn20_adjust_freesync_v_startup() 1701 pipes[pipe_idx].pipe.dest.vstartup_start = get_vstartup(&context->bw_ctx.dml, pipes, pipe_cnt, in dcn32_calculate_dlg_params() 1758 &context->res_ctx.pipe_ctx[i].pipe_dlg_param.vstartup_start); in dcn32_calculate_dlg_params()
|
/linux/drivers/gpu/drm/amd/display/dc/dce120/ |
H A D | dce120_timing_generator.c | 697 int vstartup_start, in dce120_tg_program_timing() argument
|
/linux/drivers/gpu/drm/amd/display/dc/hubp/dcn401/ |
H A D | dcn401_hubp.c | 159 if ((pipe_dest->vstartup_start - (pipe_dest->vready_offset+pipe_dest->vupdate_width in hubp401_vready_at_or_After_vsync()
|
/linux/drivers/gpu/drm/amd/display/dc/dml2/ |
H A D | dml2_utils.c | 253 pipe_ctx->pipe_dlg_param.vstartup_start = dml_get_vstartup_calculated(mode_lib, pipe_idx); in populate_pipe_ctx_dlg_params_from_dml()
|
/linux/drivers/gpu/drm/amd/display/dc/ |
H A D | dc_dmub_srv.c | 673 pipe_data->pipe_config.vblank_data.vstartup_start = vblank_pipe->pipe_dlg_param.vstartup_start; in populate_subvp_cmd_vblank_pipe_info()
|
/linux/drivers/gpu/drm/amd/display/dc/hubp/dcn10/ |
H A D | dcn10_hubp.c | 131 if ((pipe_dest->vstartup_start - 2*(pipe_dest->vready_offset+pipe_dest->vupdate_width in hubp1_vready_workaround()
|
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn10/ |
H A D | dcn10_hwseq.c | 1005 pipe_ctx->pipe_dlg_param.vstartup_start, in dcn10_enable_stream_timing() 3002 pipe_ctx->pipe_dlg_param.vstartup_start, in dcn10_program_pipe() 3795 pipe_ctx->pipe_dlg_param.vstartup_start + 1; in dcn10_get_vupdate_offset_from_vsync()
|
/linux/drivers/gpu/drm/amd/display/dc/hubp/dcn20/ |
H A D | dcn20_hubp.c | 187 if ((pipe_dest->vstartup_start - (pipe_dest->vready_offset+pipe_dest->vupdate_width in hubp2_vready_at_or_After_vsync()
|