Home
last modified time | relevance | path

Searched refs:tx_clk (Results 1 – 12 of 12) sorted by relevance

/linux/drivers/phy/starfive/
H A Dphy-jh7110-dphy-rx.c66 struct clk *tx_clk; member
124 clk_set_rate(dphy->tx_clk, 19800000); in stf_dphy_power_on()
176 dphy->tx_clk = devm_clk_get(&pdev->dev, "tx"); in stf_dphy_probe()
177 if (IS_ERR(dphy->tx_clk)) in stf_dphy_probe()
178 return PTR_ERR(dphy->tx_clk); in stf_dphy_probe()
/linux/drivers/gpu/drm/bridge/
H A Dssd2825.c128 struct clk *tx_clk; member
447 tx_freq_khz = clk_get_rate(priv->tx_clk) / KILO; in ssd2825_setup_pll()
499 ret = clk_prepare_enable(priv->tx_clk); in ssd2825_bridge_atomic_pre_enable()
631 clk_disable_unprepare(priv->tx_clk); in ssd2825_bridge_atomic_disable()
719 priv->tx_clk = devm_clk_get_optional(dev, NULL); in ssd2825_probe()
720 if (IS_ERR(priv->tx_clk)) in ssd2825_probe()
721 return dev_err_probe(dev, PTR_ERR(priv->tx_clk), in ssd2825_probe()
/linux/Documentation/devicetree/bindings/net/
H A Dqcom-emac.txt44 "mdio_clk", "tx_clk", "rx_clk", "sys_clk";
93 "mdio_clk", "tx_clk", "rx_clk", "sys_clk";
/linux/drivers/dma/xilinx/
H A Dxilinx_dma.c483 struct clk **tx_clk, struct clk **txs_clk,
519 struct clk *tx_clk; member
2770 struct clk **tx_clk, struct clk **rx_clk, in axidma_clk_init() argument
2781 *tx_clk = devm_clk_get(&pdev->dev, "m_axi_mm2s_aclk"); in axidma_clk_init()
2782 if (IS_ERR(*tx_clk)) in axidma_clk_init()
2783 *tx_clk = NULL; in axidma_clk_init()
2799 err = clk_prepare_enable(*tx_clk); in axidma_clk_init()
2822 clk_disable_unprepare(*tx_clk); in axidma_clk_init()
2868 struct clk **tx_clk, struct clk **txs_clk, in axivdma_clk_init() argument
2877 *tx_clk = devm_clk_get(&pdev->dev, "m_axi_mm2s_aclk"); in axivdma_clk_init()
[all …]
/linux/drivers/net/ethernet/cadence/
H A Dmacb_main.c491 if (!bp->tx_clk || (bp->caps & MACB_CAPS_CLK_HW_CHG)) in macb_set_tx_clk()
502 rate_rounded = clk_round_rate(bp->tx_clk, rate); in macb_set_tx_clk()
516 if (clk_set_rate(bp->tx_clk, rate_rounded)) in macb_set_tx_clk()
4610 static void macb_clks_disable(struct clk *pclk, struct clk *hclk, struct clk *tx_clk, in macb_clks_disable() argument
4618 { .clk = tx_clk }, in macb_clks_disable()
4625 struct clk **hclk, struct clk **tx_clk, in macb_clk_init_dflt() argument
4650 *tx_clk = devm_clk_get_optional(&pdev->dev, "tx_clk"); in macb_clk_init_dflt()
4651 if (IS_ERR(*tx_clk)) in macb_clk_init_dflt()
4652 return PTR_ERR(*tx_clk); in macb_clk_init_dflt()
4674 err = clk_prepare_enable(*tx_clk); in macb_clk_init_dflt()
[all …]
H A Dmacb.h1237 struct clk **hclk, struct clk **tx_clk,
1320 struct clk *tx_clk; member
/linux/drivers/net/phy/qcom/
H A Dat803x.c1078 struct clk *rx_clk, *tx_clk; in ipq5018_probe() local
1094 tx_clk = devm_clk_get_enabled(dev, "tx"); in ipq5018_probe()
1095 if (IS_ERR(tx_clk)) in ipq5018_probe()
1096 return dev_err_probe(dev, PTR_ERR(tx_clk), in ipq5018_probe()
/linux/arch/arm/boot/dts/xilinx/
H A Dzynq-7000.dtsi272 clock-names = "pclk", "hclk", "tx_clk";
283 clock-names = "pclk", "hclk", "tx_clk";
/linux/drivers/net/ethernet/intel/ice/
H A Dice_ptp.c3107 &ctrl_ptp->tx_refclks[phy][pf->ptp.port.tx_clk]); in ice_ptp_setup_pf()
3337 ptp->port.tx_clk = ICE_REF_CLK_ENET; in ice_ptp_init()
3345 ptp->port.tx_clk = tx_ref_clk; in ice_ptp_init()
H A Dice_dpll.c2681 old_pin = ice_txclk_get_pin(pf, pf->ptp.port.tx_clk); in ice_dpll_txclk_work()
2682 pf->ptp.port.tx_clk_req = pf->ptp.port.tx_clk; in ice_dpll_txclk_work()
4682 dt->dpll_state = ice_txclk_lock_status(pf->ptp.port.tx_clk); in ice_dpll_init_info_e825c()
/linux/drivers/net/phy/
H A Dmicrel.c1295 u16 rx, tx, rx_clk, tx_clk; in ksz9031_config_rgmii_delay() local
1301 tx_clk = TX_CLK_ND; in ksz9031_config_rgmii_delay()
1307 tx_clk = TX_CLK_ID; in ksz9031_config_rgmii_delay()
1313 tx_clk = TX_CLK_ND; in ksz9031_config_rgmii_delay()
1319 tx_clk = TX_CLK_ID; in ksz9031_config_rgmii_delay()
1350 FIELD_PREP(MII_KSZ9031RN_GTX_CLK, tx_clk) | in ksz9031_config_rgmii_delay()
/linux/arch/arm/boot/dts/microchip/
H A Dsama7g5.dtsi868 clock-names = "pclk", "hclk", "tx_clk", "tsu_clk";