Home
last modified time | relevance | path

Searched refs:sq (Results 1 – 25 of 197) sorted by relevance

12345678

/linux/drivers/net/ethernet/mellanox/mlx5/core/
H A Den_tx.c46 static void mlx5e_dma_unmap_wqe_err(struct mlx5e_txqsq *sq, u8 num_dma) in mlx5e_dma_unmap_wqe_err() argument
52 mlx5e_dma_get(sq, --sq->dma_fifo_pc); in mlx5e_dma_unmap_wqe_err()
54 mlx5e_tx_dma_unmap(sq->pdev, last_pushed_dma); in mlx5e_dma_unmap_wqe_err()
119 mlx5e_txwqe_build_eseg_csum(struct mlx5e_txqsq *sq, struct sk_buff *skb, in mlx5e_txwqe_build_eseg_csum() argument
123 if (unlikely(mlx5e_ipsec_txwqe_build_eseg_csum(sq, skb, eseg))) in mlx5e_txwqe_build_eseg_csum()
131 sq->stats->csum_partial_inner++; in mlx5e_txwqe_build_eseg_csum()
134 sq->stats->csum_partial++; in mlx5e_txwqe_build_eseg_csum()
139 sq->stats->csum_partial++; in mlx5e_txwqe_build_eseg_csum()
142 sq->stats->csum_none++; in mlx5e_txwqe_build_eseg_csum()
149 mlx5e_tx_get_gso_ihs(struct mlx5e_txqsq *sq, struct sk_buff *skb, int *hopbyhop) in mlx5e_tx_get_gso_ihs() argument
[all …]
H A Dwc.c152 struct mlx5_wc_sq *sq) in create_wc_sq() argument
159 sizeof(u64) * sq->wq_ctrl.buf.npages; in create_wc_sq()
168 MLX5_SET(sqc, sqc, cqn, sq->cq.mcq.cqn); in create_wc_sq()
179 MLX5_SET(wq, wq, uar_page, sq->bfreg.index); in create_wc_sq()
180 MLX5_SET(wq, wq, log_wq_pg_sz, sq->wq_ctrl.buf.page_shift - in create_wc_sq()
182 MLX5_SET64(wq, wq, dbr_addr, sq->wq_ctrl.db.dma); in create_wc_sq()
184 mlx5_fill_page_frag_array(&sq->wq_ctrl.buf, in create_wc_sq()
187 err = mlx5_core_create_sq(mdev, in, inlen, &sq->sqn); in create_wc_sq()
198 err = mlx5_core_modify_sq(mdev, sq->sqn, in); in create_wc_sq()
201 sq->sqn, err); in create_wc_sq()
[all …]
H A Den_dim.c58 struct mlx5e_txqsq *sq = dim->priv; in mlx5e_tx_dim_work() local
62 mlx5e_complete_dim_work(dim, cur_moder, sq->cq.mdev, &sq->cq.mcq); in mlx5e_tx_dim_work()
124 int mlx5e_dim_tx_change(struct mlx5e_txqsq *sq, bool enable) in mlx5e_dim_tx_change() argument
126 if (enable == !!sq->dim) in mlx5e_dim_tx_change()
130 struct mlx5e_channel *c = sq->channel; in mlx5e_dim_tx_change()
133 dim = mlx5e_dim_enable(sq->mdev, mlx5e_tx_dim_work, c->cpu, in mlx5e_dim_tx_change()
134 c->tx_cq_moder.cq_period_mode, &sq->cq.mcq, sq); in mlx5e_dim_tx_change()
138 sq->dim = dim; in mlx5e_dim_tx_change()
140 __set_bit(MLX5E_SQ_STATE_DIM, &sq->state); in mlx5e_dim_tx_change()
142 __clear_bit(MLX5E_SQ_STATE_DIM, &sq->state); in mlx5e_dim_tx_change()
[all …]
/linux/drivers/nvme/target/
H A Dfabrics-cmd-auth.c17 struct nvmet_sq *sq = container_of(to_delayed_work(work), in nvmet_auth_expired_work() local
21 __func__, sq->ctrl->cntlid, sq->qid, sq->dhchap_tid); in nvmet_auth_expired_work()
22 sq->dhchap_step = NVME_AUTH_DHCHAP_MESSAGE_NEGOTIATE; in nvmet_auth_expired_work()
23 sq->dhchap_tid = -1; in nvmet_auth_expired_work()
26 void nvmet_auth_sq_init(struct nvmet_sq *sq) in nvmet_auth_sq_init() argument
29 INIT_DELAYED_WORK(&sq->auth_expired_work, nvmet_auth_expired_work); in nvmet_auth_sq_init()
30 sq->authenticated = false; in nvmet_auth_sq_init()
31 sq->dhchap_step = NVME_AUTH_DHCHAP_MESSAGE_NEGOTIATE; in nvmet_auth_sq_init()
36 struct nvmet_ctrl *ctrl = req->sq->ctrl; in nvmet_auth_negotiate()
41 __func__, ctrl->cntlid, req->sq->qid, in nvmet_auth_negotiate()
[all …]
H A Dauth.c233 void nvmet_auth_sq_free(struct nvmet_sq *sq) in nvmet_auth_sq_free() argument
235 cancel_delayed_work(&sq->auth_expired_work); in nvmet_auth_sq_free()
236 kfree(sq->dhchap_c1); in nvmet_auth_sq_free()
237 sq->dhchap_c1 = NULL; in nvmet_auth_sq_free()
238 kfree(sq->dhchap_c2); in nvmet_auth_sq_free()
239 sq->dhchap_c2 = NULL; in nvmet_auth_sq_free()
240 kfree(sq->dhchap_skey); in nvmet_auth_sq_free()
241 sq->dhchap_skey = NULL; in nvmet_auth_sq_free()
268 if (req->sq->ctrl->host_key && in nvmet_check_auth_status()
269 !req->sq->authenticated) in nvmet_check_auth_status()
[all …]
/linux/drivers/net/ethernet/mellanox/mlx5/core/en/
H A Dreporter_tx.c22 static int mlx5e_wait_for_sq_flush(struct mlx5e_txqsq *sq) in mlx5e_wait_for_sq_flush() argument
24 struct mlx5_core_dev *dev = sq->mdev; in mlx5e_wait_for_sq_flush()
30 if (sq->cc == sq->pc) in mlx5e_wait_for_sq_flush()
36 netdev_err(sq->netdev, in mlx5e_wait_for_sq_flush()
38 sq->sqn, sq->cc, sq->pc); in mlx5e_wait_for_sq_flush()
43 static void mlx5e_reset_txqsq_cc_pc(struct mlx5e_txqsq *sq) in mlx5e_reset_txqsq_cc_pc() argument
45 WARN_ONCE(sq->cc != sq->pc, in mlx5e_reset_txqsq_cc_pc()
47 sq->sqn, sq->cc, sq->pc); in mlx5e_reset_txqsq_cc_pc()
48 sq->cc = 0; in mlx5e_reset_txqsq_cc_pc()
49 sq->dma_fifo_cc = 0; in mlx5e_reset_txqsq_cc_pc()
[all …]
H A Dxdp.h108 void mlx5e_xdp_mpwqe_complete(struct mlx5e_xdpsq *sq);
110 void mlx5e_free_xdpsq_descs(struct mlx5e_xdpsq *sq);
111 void mlx5e_set_xmit_fp(struct mlx5e_xdpsq *sq, bool is_mpw);
119 INDIRECT_CALLABLE_DECLARE(bool mlx5e_xmit_xdp_frame_mpwqe(struct mlx5e_xdpsq *sq,
123 INDIRECT_CALLABLE_DECLARE(bool mlx5e_xmit_xdp_frame(struct mlx5e_xdpsq *sq,
127 INDIRECT_CALLABLE_DECLARE(int mlx5e_xmit_xdp_frame_check_mpwqe(struct mlx5e_xdpsq *sq));
128 INDIRECT_CALLABLE_DECLARE(int mlx5e_xmit_xdp_frame_check(struct mlx5e_xdpsq *sq));
158 static inline void mlx5e_xmit_xdp_doorbell(struct mlx5e_xdpsq *sq) in mlx5e_xmit_xdp_doorbell() argument
160 if (sq->doorbell_cseg) { in mlx5e_xmit_xdp_doorbell()
161 mlx5e_notify_hw(&sq->wq, sq->pc, sq->uar_map, sq->doorbell_cseg); in mlx5e_xmit_xdp_doorbell()
[all …]
H A Dqos.c79 struct mlx5e_txqsq *sq; in mlx5e_open_qos_sq() local
117 sq = kzalloc(sizeof(*sq), GFP_KERNEL); in mlx5e_open_qos_sq()
119 if (!sq) in mlx5e_open_qos_sq()
128 err = mlx5e_open_cq(c->mdev, params->tx_cq_moderation, &param_cq, &ccp, &sq->cq); in mlx5e_open_qos_sq()
134 err = mlx5e_open_txqsq(c, tisn, txq_ix, params, &param_sq, sq, 0, hw_id, in mlx5e_open_qos_sq()
139 rcu_assign_pointer(qos_sqs[qid], sq); in mlx5e_open_qos_sq()
144 mlx5e_close_cq(&sq->cq); in mlx5e_open_qos_sq()
146 kfree(sq); in mlx5e_open_qos_sq()
160 struct mlx5e_txqsq *sq; in mlx5e_activate_qos_sq() local
163 sq = mlx5e_get_qos_sq(priv, node_qid); in mlx5e_activate_qos_sq()
[all …]
H A Dtxrx.h82 void mlx5e_trigger_irq(struct mlx5e_icosq *sq);
116 void mlx5e_free_txqsq_descs(struct mlx5e_txqsq *sq);
140 #define MLX5E_TX_FETCH_WQE(sq, pi) \ argument
141 ((struct mlx5e_tx_wqe *)mlx5e_fetch_wqe(&(sq)->wq, pi, sizeof(struct mlx5e_tx_wqe)))
189 static inline u16 mlx5e_txqsq_get_next_pi(struct mlx5e_txqsq *sq, u16 size) in mlx5e_txqsq_get_next_pi() argument
191 struct mlx5_wq_cyc *wq = &sq->wq; in mlx5e_txqsq_get_next_pi()
194 pi = mlx5_wq_cyc_ctr2ix(wq, sq->pc); in mlx5e_txqsq_get_next_pi()
199 wi = &sq->db.wqe_info[pi]; in mlx5e_txqsq_get_next_pi()
207 mlx5e_post_nop(wq, sq->sqn, &sq->pc); in mlx5e_txqsq_get_next_pi()
209 sq->stats->nop += contig_wqebbs; in mlx5e_txqsq_get_next_pi()
[all …]
/linux/tools/include/io_uring/
H A Dmini_liburing.h55 struct io_uring_sq sq; member
69 struct io_uring_sq *sq, struct io_uring_cq *cq) in io_uring_mmap() argument
75 sq->ring_sz = p->sq_off.array + p->sq_entries * sizeof(unsigned int); in io_uring_mmap()
76 ptr = mmap(0, sq->ring_sz, PROT_READ | PROT_WRITE, in io_uring_mmap()
80 sq->khead = ptr + p->sq_off.head; in io_uring_mmap()
81 sq->ktail = ptr + p->sq_off.tail; in io_uring_mmap()
82 sq->kring_mask = ptr + p->sq_off.ring_mask; in io_uring_mmap()
83 sq->kring_entries = ptr + p->sq_off.ring_entries; in io_uring_mmap()
84 sq->kflags = ptr + p->sq_off.flags; in io_uring_mmap()
85 sq->kdropped = ptr + p->sq_off.dropped; in io_uring_mmap()
[all …]
/linux/drivers/net/ethernet/mellanox/mlx5/core/en/xsk/
H A Dtx.c46 static void mlx5e_xsk_tx_post_err(struct mlx5e_xdpsq *sq, in mlx5e_xsk_tx_post_err() argument
49 u16 pi = mlx5_wq_cyc_ctr2ix(&sq->wq, sq->pc); in mlx5e_xsk_tx_post_err()
50 struct mlx5e_xdp_wqe_info *wi = &sq->db.wqe_info[pi]; in mlx5e_xsk_tx_post_err()
56 nopwqe = mlx5e_post_nop(&sq->wq, sq->sqn, &sq->pc); in mlx5e_xsk_tx_post_err()
57 mlx5e_xdpi_fifo_push(&sq->db.xdpi_fifo, *xdpi); in mlx5e_xsk_tx_post_err()
58 if (xp_tx_metadata_enabled(sq->xsk_pool)) in mlx5e_xsk_tx_post_err()
59 mlx5e_xdpi_fifo_push(&sq->db.xdpi_fifo, in mlx5e_xsk_tx_post_err()
61 sq->doorbell_cseg = &nopwqe->ctrl; in mlx5e_xsk_tx_post_err()
64 bool mlx5e_xsk_tx(struct mlx5e_xdpsq *sq, unsigned int budget) in mlx5e_xsk_tx() argument
66 struct xsk_buff_pool *pool = sq->xsk_pool; in mlx5e_xsk_tx()
[all …]
/linux/sound/oss/dmasound/
H A Ddmasound_core.c411 static int sq_allocate_buffers(struct sound_queue *sq, int num, int size) in sq_allocate_buffers() argument
415 if (sq->buffers) in sq_allocate_buffers()
417 sq->numBufs = num; in sq_allocate_buffers()
418 sq->bufSize = size; in sq_allocate_buffers()
419 sq->buffers = kmalloc_array (num, sizeof(char *), GFP_KERNEL); in sq_allocate_buffers()
420 if (!sq->buffers) in sq_allocate_buffers()
423 sq->buffers[i] = dmasound.mach.dma_alloc(size, GFP_KERNEL); in sq_allocate_buffers()
424 if (!sq->buffers[i]) { in sq_allocate_buffers()
426 dmasound.mach.dma_free(sq->buffers[i], size); in sq_allocate_buffers()
427 kfree(sq->buffers); in sq_allocate_buffers()
[all …]
/linux/drivers/net/ethernet/cavium/thunder/
H A Dnicvf_queues.c20 static inline void nicvf_sq_add_gather_subdesc(struct snd_queue *sq, int qentry,
505 struct snd_queue *sq, int q_len, int qidx) in nicvf_init_snd_queue() argument
509 err = nicvf_alloc_q_desc_mem(nic, &sq->dmem, q_len, SND_QUEUE_DESC_SIZE, in nicvf_init_snd_queue()
514 sq->desc = sq->dmem.base; in nicvf_init_snd_queue()
515 sq->skbuff = kcalloc(q_len, sizeof(u64), GFP_KERNEL); in nicvf_init_snd_queue()
516 if (!sq->skbuff) in nicvf_init_snd_queue()
519 sq->head = 0; in nicvf_init_snd_queue()
520 sq->tail = 0; in nicvf_init_snd_queue()
521 sq->thresh = SND_QUEUE_THRESH; in nicvf_init_snd_queue()
528 sq->xdp_page = kcalloc(q_len, sizeof(u64), GFP_KERNEL); in nicvf_init_snd_queue()
[all …]
/linux/drivers/net/ethernet/marvell/octeontx2/nic/
H A Dqos_sq.c38 struct otx2_snd_queue *sq; in otx2_qos_sq_aura_pool_init() local
76 sq = &qset->sq[qidx]; in otx2_qos_sq_aura_pool_init()
77 sq->sqb_count = 0; in otx2_qos_sq_aura_pool_init()
78 sq->sqb_ptrs = kcalloc(num_sqbs, sizeof(*sq->sqb_ptrs), GFP_KERNEL); in otx2_qos_sq_aura_pool_init()
79 if (!sq->sqb_ptrs) { in otx2_qos_sq_aura_pool_init()
89 sq->sqb_ptrs[sq->sqb_count++] = (u64)bufptr; in otx2_qos_sq_aura_pool_init()
96 if (!sq->sqb_ptrs[ptr]) in otx2_qos_sq_aura_pool_init()
98 iova = sq->sqb_ptrs[ptr]; in otx2_qos_sq_aura_pool_init()
106 sq->sqb_count = 0; in otx2_qos_sq_aura_pool_init()
107 kfree(sq->sqb_ptrs); in otx2_qos_sq_aura_pool_init()
[all …]
H A Dotx2_txrx.c116 struct otx2_snd_queue *sq, in otx2_xdp_snd_pkt_handler() argument
124 sg = &sq->sg[snd_comp->sqe_id]; in otx2_xdp_snd_pkt_handler()
135 struct otx2_snd_queue *sq, in otx2_snd_pkt_handler() argument
151 sg = &sq->sg[snd_comp->sqe_id]; in otx2_snd_pkt_handler()
157 timestamp = ((u64 *)sq->timestamps->base)[snd_comp->sqe_id]; in otx2_snd_pkt_handler()
456 struct otx2_snd_queue *sq; in otx2_tx_napi_handler() local
469 sq = &pfvf->qset.sq[qidx]; in otx2_tx_napi_handler()
482 otx2_xdp_snd_pkt_handler(pfvf, sq, cqe); in otx2_tx_napi_handler()
484 otx2_snd_pkt_handler(pfvf, cq, &pfvf->qset.sq[qidx], in otx2_tx_napi_handler()
491 sq->cons_head++; in otx2_tx_napi_handler()
[all …]
/linux/drivers/infiniband/hw/erdma/
H A Derdma_cmdq.c26 u64 db_data = FIELD_PREP(ERDMA_CMD_HDR_WQEBB_INDEX_MASK, cmdq->sq.pi); in kick_cmdq_db()
28 *cmdq->sq.dbrec = db_data; in kick_cmdq_db()
91 struct erdma_cmdq_sq *sq = &cmdq->sq; in erdma_cmdq_sq_init() local
93 sq->wqebb_cnt = SQEBB_COUNT(ERDMA_CMDQ_SQE_SIZE); in erdma_cmdq_sq_init()
94 sq->depth = cmdq->max_outstandings * sq->wqebb_cnt; in erdma_cmdq_sq_init()
96 sq->qbuf = dma_alloc_coherent(&dev->pdev->dev, sq->depth << SQEBB_SHIFT, in erdma_cmdq_sq_init()
97 &sq->qbuf_dma_addr, GFP_KERNEL); in erdma_cmdq_sq_init()
98 if (!sq->qbuf) in erdma_cmdq_sq_init()
101 sq->dbrec = dma_pool_zalloc(dev->db_pool, GFP_KERNEL, &sq->dbrec_dma); in erdma_cmdq_sq_init()
102 if (!sq->dbrec) in erdma_cmdq_sq_init()
[all …]
/linux/drivers/net/ethernet/mellanox/mlx5/core/en_accel/
H A Dktls_rx.c129 static void icosq_fill_wi(struct mlx5e_icosq *sq, u16 pi, in icosq_fill_wi() argument
132 sq->db.wqe_info[pi] = *wi; in icosq_fill_wi()
136 post_static_params(struct mlx5e_icosq *sq, in post_static_params() argument
144 if (unlikely(!mlx5e_icosq_can_post_wqe(sq, num_wqebbs))) in post_static_params()
147 pi = mlx5e_icosq_get_next_pi(sq, num_wqebbs); in post_static_params()
148 wqe = MLX5E_TLS_FETCH_SET_STATIC_PARAMS_WQE(sq, pi); in post_static_params()
149 mlx5e_ktls_build_static_params(wqe, sq->pc, sq->sqn, &priv_rx->crypto_info, in post_static_params()
159 icosq_fill_wi(sq, pi, &wi); in post_static_params()
160 sq->pc += num_wqebbs; in post_static_params()
166 post_progress_params(struct mlx5e_icosq *sq, in post_progress_params() argument
[all …]
H A Dktls_tx.c525 static void tx_fill_wi(struct mlx5e_txqsq *sq, in tx_fill_wi() argument
529 struct mlx5e_tx_wqe_info *wi = &sq->db.wqe_info[pi]; in tx_fill_wi()
549 post_static_params(struct mlx5e_txqsq *sq, in post_static_params() argument
557 pi = mlx5e_txqsq_get_next_pi(sq, num_wqebbs); in post_static_params()
558 wqe = MLX5E_TLS_FETCH_SET_STATIC_PARAMS_WQE(sq, pi); in post_static_params()
559 mlx5e_ktls_build_static_params(wqe, sq->pc, sq->sqn, &priv_tx->crypto_info, in post_static_params()
563 tx_fill_wi(sq, pi, num_wqebbs, 0, NULL); in post_static_params()
564 sq->pc += num_wqebbs; in post_static_params()
568 post_progress_params(struct mlx5e_txqsq *sq, in post_progress_params() argument
576 pi = mlx5e_txqsq_get_next_pi(sq, num_wqebbs); in post_progress_params()
[all …]
/linux/drivers/net/ethernet/intel/ice/
H A Dice_controlq.c8 (qinfo)->sq.head = prefix##_ATQH; \
9 (qinfo)->sq.tail = prefix##_ATQT; \
10 (qinfo)->sq.len = prefix##_ATQLEN; \
11 (qinfo)->sq.bah = prefix##_ATQBAH; \
12 (qinfo)->sq.bal = prefix##_ATQBAL; \
13 (qinfo)->sq.len_mask = prefix##_ATQLEN_ATQLEN_M; \
14 (qinfo)->sq.len_ena_mask = prefix##_ATQLEN_ATQENABLE_M; \
15 (qinfo)->sq.len_crit_mask = prefix##_ATQLEN_ATQCRIT_M; \
16 (qinfo)->sq.head_mask = prefix##_ATQH_ATQH_M; \
77 if (cq->sq.len && cq->sq.len_mask && cq->sq.len_ena_mask) in ice_check_sq_alive()
[all …]
/linux/net/qrtr/
H A Dns.c53 struct sockaddr_qrtr sq; member
195 static int announce_servers(struct sockaddr_qrtr *sq) in announce_servers() argument
208 ret = service_announce_new(sq, srv); in announce_servers()
291 lookup_notify(&lookup->sq, srv, false); in server_del()
323 static int ctrl_cmd_hello(struct sockaddr_qrtr *sq) in ctrl_cmd_hello() argument
327 ret = say_hello(sq); in ctrl_cmd_hello()
331 return announce_servers(sq); in ctrl_cmd_hello()
339 struct sockaddr_qrtr sq; in ctrl_cmd_bye() local
367 sq.sq_family = AF_QIPCRTR; in ctrl_cmd_bye()
368 sq.sq_node = srv->node; in ctrl_cmd_bye()
[all …]
/linux/drivers/net/ethernet/huawei/hinic/
H A Dhinic_hw_qp.c59 #define SQ_DB_ADDR(sq, pi) ((u64 *)((sq)->db_base) + SQ_DB_PI_LOW(pi)) argument
61 #define SQ_MASKED_IDX(sq, idx) ((idx) & (sq)->wq->mask) argument
93 struct hinic_sq *sq, u16 global_qid) in hinic_sq_prepare_ctxt() argument
100 wq = sq->wq; in hinic_sq_prepare_ctxt()
219 static int alloc_sq_skb_arr(struct hinic_sq *sq) in alloc_sq_skb_arr() argument
221 struct hinic_wq *wq = sq->wq; in alloc_sq_skb_arr()
224 skb_arr_size = wq->q_depth * sizeof(*sq->saved_skb); in alloc_sq_skb_arr()
225 sq->saved_skb = vzalloc(skb_arr_size); in alloc_sq_skb_arr()
226 if (!sq->saved_skb) in alloc_sq_skb_arr()
236 static void free_sq_skb_arr(struct hinic_sq *sq) in free_sq_skb_arr() argument
[all …]
H A Dhinic_tx.c47 #define HW_CONS_IDX(sq) be16_to_cpu(*(u16 *)((sq)->hw_ci_addr)) argument
503 qp = container_of(txq->sq, struct hinic_qp, sq); in hinic_lb_xmit_frame()
512 sq_wqe = hinic_sq_get_wqe(txq->sq, wqe_size, &prod_idx); in hinic_lb_xmit_frame()
516 sq_wqe = hinic_sq_get_wqe(txq->sq, wqe_size, &prod_idx); in hinic_lb_xmit_frame()
533 hinic_sq_prepare_wqe(txq->sq, sq_wqe, txq->sges, nr_sges); in hinic_lb_xmit_frame()
534 hinic_sq_write_wqe(txq->sq, prod_idx, sq_wqe, skb, wqe_size); in hinic_lb_xmit_frame()
539 hinic_sq_write_db(txq->sq, prod_idx, wqe_size, 0); in hinic_lb_xmit_frame()
564 qp = container_of(txq->sq, struct hinic_qp, sq); in hinic_xmit_frame()
593 sq_wqe = hinic_sq_get_wqe(txq->sq, wqe_size, &prod_idx); in hinic_xmit_frame()
600 sq_wqe = hinic_sq_get_wqe(txq->sq, wqe_size, &prod_idx); in hinic_xmit_frame()
[all …]
H A Dhinic_hw_qp.h57 #define HINIC_MIN_TX_NUM_WQEBBS(sq) \ argument
58 (HINIC_MIN_TX_WQE_SIZE((sq)->wq) / (sq)->wq->wqebb_size)
122 struct hinic_sq sq; member
133 struct hinic_sq *sq, u16 global_qid);
138 int hinic_init_sq(struct hinic_sq *sq, struct hinic_hwif *hwif,
142 void hinic_clean_sq(struct hinic_sq *sq);
149 int hinic_get_sq_free_wqebbs(struct hinic_sq *sq);
178 void hinic_sq_prepare_wqe(struct hinic_sq *sq, struct hinic_sq_wqe *wqe,
181 void hinic_sq_write_db(struct hinic_sq *sq, u16 prod_idx, unsigned int wqe_size,
184 struct hinic_sq_wqe *hinic_sq_get_wqe(struct hinic_sq *sq,
[all …]
/linux/block/
H A Dblk-throttle.c66 static struct throtl_grp *sq_to_tg(struct throtl_service_queue *sq) in sq_to_tg() argument
68 if (sq && sq->parent_sq) in sq_to_tg()
69 return container_of(sq, struct throtl_grp, service_queue); in sq_to_tg()
81 static struct throtl_data *sq_to_td(struct throtl_service_queue *sq) in sq_to_td() argument
83 struct throtl_grp *tg = sq_to_tg(sq); in sq_to_td()
88 return container_of(sq, struct throtl_data, service_queue); in sq_to_td()
120 #define throtl_log(sq, fmt, args...) do { \ argument
121 struct throtl_grp *__tg = sq_to_tg((sq)); \
122 struct throtl_data *__td = sq_to_td((sq)); \
229 static void throtl_service_queue_init(struct throtl_service_queue *sq) in throtl_service_queue_init() argument
[all …]
/linux/drivers/net/ethernet/mellanox/mlx5/core/steering/hws/
H A Dsend.c100 static void hws_send_engine_post_ring(struct mlx5hws_send_ring_sq *sq, in hws_send_engine_post_ring() argument
106 *sq->wq.db = cpu_to_be32(sq->cur_post); in hws_send_engine_post_ring()
113 mlx5_write64((__be32 *)doorbell_cseg, sq->uar_map); in hws_send_engine_post_ring()
139 struct mlx5hws_send_ring_sq *sq; in mlx5hws_send_engine_post_end() local
143 sq = &ctrl->send_ring->send_sq; in mlx5hws_send_engine_post_end()
144 idx = sq->cur_post & sq->buf_mask; in mlx5hws_send_engine_post_end()
145 sq->last_idx = idx; in mlx5hws_send_engine_post_end()
147 wqe_ctrl = mlx5_wq_cyc_get_wqe(&sq->wq, idx); in mlx5hws_send_engine_post_end()
151 ((sq->cur_post & 0xffff) << 8) | in mlx5hws_send_engine_post_end()
155 sq->sqn << 8); in mlx5hws_send_engine_post_end()
[all …]

12345678