Home
last modified time | relevance | path

Searched refs:socclk_mhz (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dml2_0/
H A Ddml2_translation_helper.c364 p->in_states->state_array[0].socclk_mhz = 620.0; in dml2_init_soc_states()
391 p->in_states->state_array[1].socclk_mhz = 1200.0; in dml2_init_soc_states()
400 p->in_states->state_array[0].socclk_mhz = 582.0; in dml2_init_soc_states()
427 p->in_states->state_array[1].socclk_mhz = 1200.0; in dml2_init_soc_states()
437 p->in_states->state_array[0].socclk_mhz = 300; //620.0; in dml2_init_soc_states()
464 p->in_states->state_array[1].socclk_mhz = 1600; //1200.0; in dml2_init_soc_states()
548 p->in_states->state_array[i].socclk_mhz = in dml2_init_soc_states()
549 dml2->config.bbox_overrides.clks_table.clk_entries[i].socclk_mhz; in dml2_init_soc_states()
577 if (p->in_states->state_array[i].socclk_mhz > max_socclk_mhz) in dml2_init_soc_states()
578 max_socclk_mhz = (int)p->in_states->state_array[i].socclk_mhz; in dml2_init_soc_states()
[all …]
H A Ddml2_wrapper_fpu.c420 …_khz = (unsigned int)dml2->v20.dml_core_ctx.states.state_array[lowest_state_idx].socclk_mhz * 1000; in dml2_validate_and_build_resource()
478 …_khz = (unsigned int)dml2->v20.dml_core_ctx.states.state_array[lowest_state_idx].socclk_mhz * 1000; in dml2_validate_and_build_resource()
H A Ddisplay_mode_core_structs.h278 dml_float_t socclk_mhz; member
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn314/
H A Ddcn314_clk_mgr.c690 bw_params->clk_table.entries[i].socclk_mhz = clock_table->SocClocks[i]; in dcn314_clk_mgr_helper_populate_bw_params()
706 …bw_params->clk_table.entries[i].socclk_mhz = find_max_clk_value(clock_table->SocClocks, NUM_SOCCLK… in dcn314_clk_mgr_helper_populate_bw_params()
716 …bw_params->clk_table.entries[i].socclk_mhz = find_max_clk_value(clock_table->SocClocks, NUM_SOCCLK… in dcn314_clk_mgr_helper_populate_bw_params()
736 if (!bw_params->clk_table.entries[entry_idx].socclk_mhz) in dcn314_clk_mgr_helper_populate_bw_params()
737 bw_params->clk_table.entries[entry_idx].socclk_mhz = def_max.socclk_mhz; in dcn314_clk_mgr_helper_populate_bw_params()
/linux/drivers/gpu/drm/amd/amdgpu/
H A Damdgpu_socbb.h30 uint32_t socclk_mhz; member
/linux/drivers/gpu/drm/amd/display/dc/dml/
H A Ddisplay_mode_structs.h160 double socclk_mhz; member
554 double socclk_mhz; member
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn35/
H A Ddcn35_clk_mgr.c1117 bw_params->clk_table.entries[entry_idx].socclk_mhz = clock_table->SocClocks[entry_idx]; in dcn35_clk_mgr_helper_populate_bw_params()
1138 bw_params->clk_table.entries[i].socclk_mhz = in dcn35_clk_mgr_helper_populate_bw_params()
1149 bw_params->clk_table.entries[i].socclk_mhz = in dcn35_clk_mgr_helper_populate_bw_params()
1180 if (!bw_params->clk_table.entries[entry_idx].socclk_mhz) in dcn35_clk_mgr_helper_populate_bw_params()
1181 bw_params->clk_table.entries[entry_idx].socclk_mhz = def_max.socclk_mhz; in dcn35_clk_mgr_helper_populate_bw_params()
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn60/
H A Ddcn60_clk_mgr.c503 dc_limit->socclk_mhz = dcn60_get_dc_mode_limit_mhz(&init_table->PPClocks[PPCLK_SOCCLK]); in dcn60_populate_dc_mode_limit()
537 clk_table->entries[i].socclk_mhz = dpm_clk->Clocks[i]; in dcn60_populate_clk_table()
/linux/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn31/
H A Ddcn31_clk_mgr.c617 …bw_params->clk_table.entries[entry_idx].socclk_mhz = find_clk_for_voltage(clock_table, clock_table… in dcn31_clk_mgr_helper_populate_bw_params()
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn50/
H A Ddcn50_hwseq.c59 clocks->socclk_khz = dc->clk_mgr->bw_params->clk_table.entries[0].socclk_mhz * 1000; in dcn50_initialize_min_clocks()