Home
last modified time | relevance | path

Searched refs:soc_mask (Results 1 – 4 of 4) sorted by relevance

/linux/drivers/clk/ti/
H A Dclkctrl.c524 u16 soc_mask = 0; in _ti_omap4_clkctrl_setup() local
542 soc_mask = CLKF_SOC_DRA72; in _ti_omap4_clkctrl_setup()
544 soc_mask = CLKF_SOC_DRA74; in _ti_omap4_clkctrl_setup()
546 soc_mask = CLKF_SOC_DRA76; in _ti_omap4_clkctrl_setup()
568 soc_mask |= CLKF_SOC_NONSEC; in _ti_omap4_clkctrl_setup()
648 (reg_data->flags & soc_mask) == 0) { in _ti_omap4_clkctrl_setup()
/linux/drivers/pinctrl/
H A Dpinctrl-single.c1411 unsigned soc_mask; in pcs_irq_set() local
1417 soc_mask = pcs_soc->irq_enable_mask; in pcs_irq_set()
1421 mask |= soc_mask; in pcs_irq_set()
1423 mask &= ~soc_mask; in pcs_irq_set()
/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dvega12_hwmgr.c1728 uint32_t *sclk_mask, uint32_t *mclk_mask, uint32_t *soc_mask) in vega12_get_profiling_clk_mask() argument
1737 *soc_mask = 0; in vega12_get_profiling_clk_mask()
1744 *soc_mask = VEGA12_UMD_PSTATE_SOCCLK_LEVEL; in vega12_get_profiling_clk_mask()
1754 *soc_mask = soc_dpm_table->count - 1; in vega12_get_profiling_clk_mask()
1784 uint32_t soc_mask = 0; in vega12_dpm_force_dpm_level() local
1800 ret = vega12_get_profiling_clk_mask(hwmgr, level, &sclk_mask, &mclk_mask, &soc_mask); in vega12_dpm_force_dpm_level()
H A Dvega20_hwmgr.c2535 uint32_t *sclk_mask, uint32_t *mclk_mask, uint32_t *soc_mask) in vega20_get_profiling_clk_mask() argument
2544 *soc_mask = 0; in vega20_get_profiling_clk_mask()
2551 *soc_mask = VEGA20_UMD_PSTATE_SOCCLK_LEVEL; in vega20_get_profiling_clk_mask()
2561 *soc_mask = soc_dpm_table->count - 1; in vega20_get_profiling_clk_mask()
2735 uint32_t sclk_mask, mclk_mask, soc_mask; in vega20_dpm_force_dpm_level() local
2754 ret = vega20_get_profiling_clk_mask(hwmgr, level, &sclk_mask, &mclk_mask, &soc_mask); in vega20_dpm_force_dpm_level()
2759 vega20_force_clock_level(hwmgr, PP_SOCCLK, 1 << soc_mask); in vega20_dpm_force_dpm_level()