Home
last modified time | relevance | path

Searched refs:rtw89_write8 (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/net/wireless/realtek/rtw89/
H A Dmac.c1293 rtw89_write8(rtwdev, addr, val); in rtw89_mac_sub_pwr_seq()
1517 rtw89_write8(rtwdev, reg + 3, val); in rtw89_mac_update_scoreboard()
2437 rtw89_write8(rtwdev, R_AX_SS_CTRL, val); in sta_sch_init_ax()
4791 rtw89_write8(rtwdev, reg, win); in rtw89_mac_port_cfg_hiq_win()
6406 rtw89_write8(rtwdev, R_AX_GPIO_MUXCFG, val); in rtw89_mac_coex_init()
6409 rtw89_write8(rtwdev, R_AX_TDMA_MODE, val | B_AX_RTK_BT_ENABLE); in rtw89_mac_coex_init()
6414 rtw89_write8(rtwdev, R_AX_BT_COEX_CFG_5, val); in rtw89_mac_coex_init()
6420 rtw89_write8(rtwdev, R_AX_GPIO_MUXCFG, val); in rtw89_mac_coex_init()
6432 rtw89_write8(rtwdev, R_AX_BT_COEX_CFG_2, MAC_AX_CSR_RATE); in rtw89_mac_coex_init()
6442 rtw89_write8(rtwdev, R_AX_GPIO_MUXCFG + 1, val); in rtw89_mac_coex_init()
[all …]
H A Ddebug.c335 rtw89_write8(rtwdev, addr, (u8)val); in rtw89_debug_priv_write_reg_set()
2772 rtw89_write8(rtwdev, R_AX_DBGSEL_TRXPTCL, val8); in rtw89_debug_mac_dbg_port_sel()
2794 rtw89_write8(rtwdev, R_AX_DBGSEL_TRXPTCL_C1, val8); in rtw89_debug_mac_dbg_port_sel()
3705 rtw89_write8(rtwdev, R_AX_CMAC_FUNC_EN, val8 & ~B_AX_TMAC_EN); in rtw89_dbg_trigger_l0_error_ax()
3707 rtw89_write8(rtwdev, R_AX_CMAC_FUNC_EN, val8); in rtw89_dbg_trigger_l0_error_ax()
H A Dpci.c2124 rtw89_write8(rtwdev, R_AX_MDIO_CFG, addr & 0x1F); in rtw89_pci_check_mdio()
2242 rtw89_write8(rtwdev, R_AX_DBI_WDATA + addr_2lsb, data); in rtw89_dbi_write8()
2244 rtw89_write8(rtwdev, R_AX_DBI_FLAG + 2, B_AX_DBI_WFLAG >> 16); in rtw89_dbi_write8()
2263 rtw89_write8(rtwdev, R_AX_DBI_FLAG + 2, B_AX_DBI_RFLAG >> 16); in rtw89_dbi_read8()
H A Dphy.h701 rtw89_write8(rtwdev, addr + phy->cr_base, data); in rtw89_raw_phy_write8()
H A Dmac_be.c1685 rtw89_write8(rtwdev, reg, val8); in ptcl_init_be()
3067 rtw89_write8(rtwdev, R_BE_DBG_WOW_READY, WOWLAN_NOT_READY); in rtw89_wow_config_mac_be()
H A Dcore.h8115 static inline void rtw89_write8(struct rtw89_dev *rtwdev, u32 addr, u8 data) in rtw89_write8() function
8136 rtw89_write8(rtwdev, addr, val | bit); in rtw89_write8_set()
8163 rtw89_write8(rtwdev, addr, val & ~bit); in rtw89_write8_clr()
8262 rtw89_write8(rtwdev, addr, set); in rtw89_write8_mask()
H A Drtw8852b_common.c2028 rtw89_write8(rtwdev, R_AX_PHYREG_SET, PHYREG_SET_XYN_CYCLE); in __rtw8852bx_mac_enable_bb_rf()
H A Drtw8851b.c2460 rtw89_write8(rtwdev, R_AX_PHYREG_SET, PHYREG_SET_XYN_CYCLE); in rtw8851b_mac_enable_bb_rf()
H A Dfw.c9206 rtw89_write8(rtwdev, chip->h2c_ctrl_reg, B_AX_H2CREG_TRIGGER); in rtw89_fw_write_h2c_reg()
9242 rtw89_write8(rtwdev, chip->c2h_ctrl_reg, 0); in rtw89_fw_read_c2h_reg()