| /linux/drivers/net/wireless/realtek/rtw89/ |
| H A D | rtw8852a_rfk.c | 168 rtw89_phy_write32_clr(rtwdev, R_S0_RXDC2, B_S0_RXDC2_SEL); in _addck_backup() 174 rtw89_phy_write32_clr(rtwdev, R_S1_RXDC2, B_S1_RXDC2_SEL); in _addck_backup() 446 rtw89_phy_write32_clr(rtwdev, R_P0_NRBW, B_P0_NRBW_DBG); in _dack_s0() 487 rtw89_phy_write32_clr(rtwdev, R_P1_DBGMOD, B_P1_DBGMOD_ON); in _dack_s1() 586 rtw89_phy_write32_clr(rtwdev, R_NCTL_N2, MASKDWORD); in _iqk_read_xym_dbcc0() 592 rtw89_phy_write32_clr(rtwdev, R_IQK_DIF, B_IQK_DIF_TRX); in _iqk_read_xym_dbcc0() 651 rtw89_phy_write32_clr(rtwdev, R_W_COEF + (path << 8), MASKDWORD); in _iqk_read_txcfir_dbcc0() 711 rtw89_phy_write32_clr(rtwdev, R_W_COEF + (path << 8), MASKDWORD); in _iqk_read_rxcfir_dbcc0() 740 rtw89_phy_write32_clr(rtwdev, R_SRAM_IQRX2, MASKDWORD); in _iqk_sram() 741 rtw89_phy_write32_clr(rtwdev, R_SRAM_IQRX, MASKDWORD); in _iqk_sram() [all …]
|
| H A D | rtw8852a.c | 1032 rtw89_phy_write32_clr(rtwdev, R_2P4G_BAND, in rtw8852a_ctrl_ch() 1293 rtw89_phy_write32_clr(rtwdev, R_P0_TXPW_RSTB, B_P0_TXPW_RSTB_MANON); in rtw8852a_bb_reset() 1294 rtw89_phy_write32_clr(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_TRK_EN); in rtw8852a_bb_reset() 1295 rtw89_phy_write32_clr(rtwdev, R_P1_TXPW_RSTB, B_P1_TXPW_RSTB_MANON); in rtw8852a_bb_reset() 1296 rtw89_phy_write32_clr(rtwdev, R_P1_TSSI_TRK, B_P1_TSSI_TRK_EN); in rtw8852a_bb_reset() 1311 rtw89_phy_write32_clr(rtwdev, R_P0_EN_SOUND_WO_NDP, B_P0_EN_SOUND_WO_NDP); in rtw8852a_bb_sethw() 1312 rtw89_phy_write32_clr(rtwdev, R_P1_EN_SOUND_WO_NDP, B_P1_EN_SOUND_WO_NDP); in rtw8852a_bb_sethw() 1328 rtw89_phy_write32_clr(rtwdev, R_NDP_BRK0, B_NDP_RU_BRK); in rtw8852a_bb_sethw() 1340 rtw89_phy_write32_clr(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_TRK_EN); in rtw8852a_bbrst_for_rfk() 1341 rtw89_phy_write32_clr(rtwdev, R_P1_TSSI_TRK, B_P1_TSSI_TRK_EN); in rtw8852a_bbrst_for_rfk() [all …]
|
| H A D | rtw8852b.c | 622 rtw89_phy_write32_clr(rtwdev, R_P0_TXPW_RSTB, B_P0_TXPW_RSTB_MANON); in rtw8852b_bb_reset() 623 rtw89_phy_write32_clr(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_TRK_EN); in rtw8852b_bb_reset() 624 rtw89_phy_write32_clr(rtwdev, R_P1_TXPW_RSTB, B_P1_TXPW_RSTB_MANON); in rtw8852b_bb_reset() 625 rtw89_phy_write32_clr(rtwdev, R_P1_TSSI_TRK, B_P1_TSSI_TRK_EN); in rtw8852b_bb_reset()
|
| H A D | rtw8852bt.c | 510 rtw89_phy_write32_clr(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_TRK_EN); in rtw8852bt_bb_reset() 513 rtw89_phy_write32_clr(rtwdev, R_P1_TSSI_TRK, B_P1_TSSI_TRK_EN); in rtw8852bt_bb_reset()
|
| H A D | rtw8922d.c | 2684 rtw89_phy_write32_clr(rtwdev, R_USED_TSSI_TRK_ON_P0_BE4 + addr_ofst, in __rtw8922d_tssi_enable() 2688 rtw89_phy_write32_clr(rtwdev, R_TSSI_EN_P0_BE4 + addr_ofst, in __rtw8922d_tssi_enable() 2702 rtw89_phy_write32_clr(rtwdev, R_TSSI_DCK_MOV_AVG_LEN_P0_BE4 + addr_ofst, in __rtw8922d_tssi_disable() 2704 rtw89_phy_write32_clr(rtwdev, R_USED_TSSI_TRK_ON_P0_BE4 + addr_ofst, in __rtw8922d_tssi_disable() 2706 rtw89_phy_write32_clr(rtwdev, R_TSSI_EN_P0_BE4 + addr_ofst, in __rtw8922d_tssi_disable() 2777 rtw89_phy_write32_clr(rtwdev, R_CFIR_CTRL_A_BE4 + (path << 8), in __rtw8922d_txiqk_disable() 2780 rtw89_phy_write32_clr(rtwdev, R_CFIR_CTRL_A_BE4 + (path << 8), in __rtw8922d_txiqk_disable() 2785 rtw89_phy_write32_clr(rtwdev, R_CFIR_CTRL_A_BE4 + (path << 8), in __rtw8922d_txiqk_disable()
|
| H A D | rtw8852b_rfk.c | 1936 rtw89_phy_write32_clr(rtwdev, R_RXIQC + (path << 8), B_RXIQC_BYPASS2); in _dpk_bypass_rxcfir() 1937 rtw89_phy_write32_clr(rtwdev, R_RXIQC + (path << 8), B_RXIQC_BYPASS); in _dpk_bypass_rxcfir() 1951 rtw89_phy_write32_clr(rtwdev, R_TPG_MOD, B_TPG_MOD_F); in _dpk_tpg_sel() 1983 rtw89_phy_write32_clr(rtwdev, R_KIP_RPT1, B_KIP_RPT1_SEL); in _dpk_sync_check() 2337 rtw89_phy_write32_clr(rtwdev, R_LDL_NORM, B_LDL_NORM_PN); in _dpk_set_mdpd_para() 2338 rtw89_phy_write32_clr(rtwdev, R_MDPK_SYNC, B_MDPK_SYNC_MAN); in _dpk_set_mdpd_para() 2342 rtw89_phy_write32_clr(rtwdev, R_LDL_NORM, B_LDL_NORM_PN); in _dpk_set_mdpd_para() 2343 rtw89_phy_write32_clr(rtwdev, R_MDPK_SYNC, B_MDPK_SYNC_MAN); in _dpk_set_mdpd_para()
|
| H A D | rtw8852b_common.c | 1103 rtw89_phy_write32_clr(rtwdev, R_P0_EN_SOUND_WO_NDP, B_P0_EN_SOUND_WO_NDP); in __rtw8852bx_bb_sethw() 1104 rtw89_phy_write32_clr(rtwdev, R_P1_EN_SOUND_WO_NDP, B_P1_EN_SOUND_WO_NDP); in __rtw8852bx_bb_sethw() 1118 rtw89_phy_write32_clr(rtwdev, R_PKT_CTRL, B_PKT_POP_EN); in rtw8852bx_bb_set_pop() 1484 rtw89_phy_write32_clr(rtwdev, R_RXCCA, B_RXCCA_DIS); in rtw8852bx_bb_set_pmac_tx()
|
| H A D | rtw8852c.c | 1164 rtw89_phy_write32_clr(rtwdev, R_2P4G_BAND, B_2P4G_BAND_SEL); in rtw8852c_ctrl_ch() 1167 rtw89_phy_write32_clr(rtwdev, R_2P4G_BAND, B_2P4G_BAND_SEL); in rtw8852c_ctrl_ch() 1767 rtw89_phy_write32_clr(rtwdev, (addr | 0x68), B_P0_TRSW_X); in rtw8852c_bb_gpio_init() 1768 rtw89_phy_write32_clr(rtwdev, (addr | 0x68), B_P0_TRSW_SO_A2); in rtw8852c_bb_gpio_init() 1920 rtw89_phy_write32_clr(rtwdev, R_MUIC, B_MUIC_EN); in rtw8852c_set_channel_bb()
|
| H A D | rtw8851b.c | 1587 rtw89_phy_write32_clr(rtwdev, R_P0_TSSI_TRK, B_P0_TSSI_TRK_EN); in rtw8851b_bb_reset() 1612 rtw89_phy_write32_clr(rtwdev, R_P0_TRSW, B_P0_TRSW_X); in rtw8851b_bb_gpio_init() 1613 rtw89_phy_write32_clr(rtwdev, R_P0_TRSW, B_P0_TRSW_SO_A2); in rtw8851b_bb_gpio_init() 1646 rtw89_phy_write32_clr(rtwdev, R_P0_EN_SOUND_WO_NDP, B_P0_EN_SOUND_WO_NDP); in rtw8851b_bb_sethw()
|
| H A D | rtw8922a.c | 1827 rtw89_phy_write32_clr(rtwdev, R_TXSCALE, B_TXFCTR_EN); in rtw8922a_bb_postinit() 2151 rtw89_phy_write32_clr(rtwdev, R_EN_SND_WO_NDP, B_EN_SND_WO_NDP); in rtw8922a_bb_sethw() 2152 rtw89_phy_write32_clr(rtwdev, R_EN_SND_WO_NDP_C1, B_EN_SND_WO_NDP); in rtw8922a_bb_sethw()
|
| H A D | phy.h | 746 static inline void rtw89_phy_write32_clr(struct rtw89_dev *rtwdev, in rtw89_phy_write32_clr() function
|
| H A D | rtw8852c_rfk.c | 711 rtw89_phy_write32_clr(rtwdev, R_NCTL_N1, MASKBYTE0); in _iqk_check_cal() 1495 rtw89_phy_write32_clr(rtwdev, R_IQKINF, MASKDWORD); in _iqk_init() 1887 rtw89_phy_write32_clr(rtwdev, R_NCTL_N1, MASKBYTE0); in _dpk_one_shot() 2185 rtw89_phy_write32_clr(rtwdev, R_KIP_RPT1, B_KIP_RPT1_SEL); in _dpk_dgain_read()
|
| H A D | phy.c | 2134 rtw89_phy_write32_clr(rtwdev, addr, bits); in rtw89_phy_write32_idx_clr() 5969 rtw89_phy_write32_clr(rtwdev, regs->r1b_rx_rpt_rst.addr, in rtw89_phy_pmac_stat_reset() 8432 rtw89_phy_write32_clr(rtwdev, def->addr, def->mask); in _rfk_write32_clr()
|