| /linux/drivers/net/wireless/realtek/rtl8xxxu/ |
| H A D | 8192e.c | 527 rtl8xxxu_write32(priv, REG_TX_AGC_A_CCK1_MCS32, val32); in rtl8192e_set_tx_power()
532 rtl8xxxu_write32(priv, REG_TX_AGC_B_CCK11_A_CCK2_11, val32); in rtl8192e_set_tx_power()
538 rtl8xxxu_write32(priv, REG_TX_AGC_A_RATE18_06, ofdm); in rtl8192e_set_tx_power()
539 rtl8xxxu_write32(priv, REG_TX_AGC_A_RATE54_24, ofdm); in rtl8192e_set_tx_power()
548 rtl8xxxu_write32(priv, REG_TX_AGC_A_MCS03_MCS00, mcs); in rtl8192e_set_tx_power()
549 rtl8xxxu_write32(priv, REG_TX_AGC_A_MCS07_MCS04, mcs); in rtl8192e_set_tx_power()
550 rtl8xxxu_write32(priv, REG_TX_AGC_A_MCS11_MCS08, mcs); in rtl8192e_set_tx_power()
551 rtl8xxxu_write32(priv, REG_TX_AGC_A_MCS15_MCS12, mcs); in rtl8192e_set_tx_power()
559 rtl8xxxu_write32(priv, REG_TX_AGC_B_CCK1_55_MCS32, val32); in rtl8192e_set_tx_power()
564 rtl8xxxu_write32(priv, REG_TX_AGC_B_CCK11_A_CCK2_11, val32); in rtl8192e_set_tx_power()
[all …]
|
| H A D | 8723b.c | 402 rtl8xxxu_write32(priv, REG_TX_AGC_A_CCK1_MCS32, val32); in rtl8723b_set_tx_power()
407 rtl8xxxu_write32(priv, REG_TX_AGC_B_CCK11_A_CCK2_11, val32); in rtl8723b_set_tx_power()
413 rtl8xxxu_write32(priv, REG_TX_AGC_A_RATE18_06, ofdm); in rtl8723b_set_tx_power()
414 rtl8xxxu_write32(priv, REG_TX_AGC_A_RATE54_24, ofdm); in rtl8723b_set_tx_power()
423 rtl8xxxu_write32(priv, REG_TX_AGC_A_MCS03_MCS00, mcs); in rtl8723b_set_tx_power()
424 rtl8xxxu_write32(priv, REG_TX_AGC_A_MCS07_MCS04, mcs); in rtl8723b_set_tx_power()
507 rtl8xxxu_write32(priv, REG_S0S1_PATH_SWITCH, 0x00); in rtl8723bu_init_phy_bb()
543 rtl8xxxu_write32(priv, REG_PAD_CTRL1, val32); in rtl8723bu_phy_init_antenna_selection()
547 rtl8xxxu_write32(priv, REG_GPIO_MUXCFG, val32); in rtl8723bu_phy_init_antenna_selection()
551 rtl8xxxu_write32(priv, REG_GPIO_MUXCFG, val32); in rtl8723bu_phy_init_antenna_selection()
[all …]
|
| H A D | 8192f.c | 497 rtl8xxxu_write32(priv, REG_CCK0_TX_FILTER1, 0xf8fe0001); in rtl8192f_revise_cck_tx_psf()
499 rtl8xxxu_write32(priv, REG_CCK0_TX_FILTER2, 0x64B80C1C); in rtl8192f_revise_cck_tx_psf()
501 rtl8xxxu_write32(priv, REG_CCK0_TX_FILTER3, 0x01235667); in rtl8192f_revise_cck_tx_psf()
504 rtl8xxxu_write32(priv, REG_CCK0_TX_FILTER1, 0xE82C0001); in rtl8192f_revise_cck_tx_psf()
506 rtl8xxxu_write32(priv, REG_CCK0_TX_FILTER2, 0x0000B81C); in rtl8192f_revise_cck_tx_psf()
508 rtl8xxxu_write32(priv, REG_CCK0_TX_FILTER3, 0x00003667); in rtl8192f_revise_cck_tx_psf()
511 rtl8xxxu_write32(priv, REG_CCK0_TX_FILTER1, 0xE82C0001); in rtl8192f_revise_cck_tx_psf()
512 rtl8xxxu_write32(priv, REG_CCK0_TX_FILTER2, 0x64B80C1C); in rtl8192f_revise_cck_tx_psf()
514 rtl8xxxu_write32(priv, REG_CCK0_TX_FILTER3, 0x01235667); in rtl8192f_revise_cck_tx_psf()
679 rtl8xxxu_write32(priv, REG_RXDMA_AGG_PG_TH, agg_rx); in rtl8192fu_init_aggregation()
[all …]
|
| H A D | 8710b.c | 477 rtl8xxxu_write32(priv, REG_USB_HOST_INDIRECT_ADDR_8710B, addr); in rtl8710b_indirect_read32()
478 rtl8xxxu_write32(priv, REG_EFUSE_INDIRECT_CTRL_8710B, NORMAL_REG_READ_OFFSET); in rtl8710b_indirect_read32()
512 rtl8xxxu_write32(priv, REG_USB_HOST_INDIRECT_ADDR_8710B, addr); in rtl8710b_indirect_write32()
513 rtl8xxxu_write32(priv, REG_USB_HOST_INDIRECT_DATA_8710B, val); in rtl8710b_indirect_write32()
514 rtl8xxxu_write32(priv, REG_EFUSE_INDIRECT_CTRL_8710B, NORMAL_REG_WRITE_OFFSET); in rtl8710b_indirect_write32()
546 rtl8xxxu_write32(priv, REG_USB_HOST_INDIRECT_ADDR_8710B, offset); in rtl8710b_read_efuse8()
548 rtl8xxxu_write32(priv, REG_EFUSE_INDIRECT_CTRL_8710B, EFUSE_READ_OFFSET); in rtl8710b_read_efuse8()
657 rtl8xxxu_write32(priv, REG_CCK0_TX_FILTER2, 0x64B80C1C); in rtl8710b_revise_cck_tx_psf()
658 rtl8xxxu_write32(priv, REG_CCK0_DEBUG_PORT, 0x00008810); in rtl8710b_revise_cck_tx_psf()
659 rtl8xxxu_write32(priv, REG_CCK0_TX_FILTER3, 0x01235667); in rtl8710b_revise_cck_tx_psf()
[all …]
|
| H A D | 8188f.c | 371 rtl8xxxu_write32(priv, REG_TX_AGC_A_CCK1_MCS32, val32); in rtl8188f_set_tx_power()
376 rtl8xxxu_write32(priv, REG_TX_AGC_B_CCK11_A_CCK2_11, val32); in rtl8188f_set_tx_power()
382 rtl8xxxu_write32(priv, REG_TX_AGC_A_RATE18_06, ofdm); in rtl8188f_set_tx_power()
383 rtl8xxxu_write32(priv, REG_TX_AGC_A_RATE54_24, ofdm); in rtl8188f_set_tx_power()
393 rtl8xxxu_write32(priv, REG_TX_AGC_A_MCS03_MCS00, mcs); in rtl8188f_set_tx_power()
394 rtl8xxxu_write32(priv, REG_TX_AGC_A_MCS07_MCS04, mcs); in rtl8188f_set_tx_power()
395 rtl8xxxu_write32(priv, REG_TX_AGC_A_MCS11_MCS08, mcs); in rtl8188f_set_tx_power()
396 rtl8xxxu_write32(priv, REG_TX_AGC_A_MCS15_MCS12, mcs); in rtl8188f_set_tx_power()
434 rtl8xxxu_write32(priv, REG_OFDM0_RX_D_SYNC_PATH, val32); in rtl8188f_spur_calibration()
439 rtl8xxxu_write32(priv, REG_OFDM0_RX_D_SYNC_PATH, val32); in rtl8188f_spur_calibration()
[all …]
|
| H A D | 8723a.c | 268 rtl8xxxu_write32(priv, REG_AFE_XTAL_CTRL, 0x0381808d); in rtl8723au_init_phy_rf()
269 rtl8xxxu_write32(priv, REG_AFE_PLL_CTRL, 0xf0ffff83); in rtl8723au_init_phy_rf()
270 rtl8xxxu_write32(priv, REG_AFE_PLL_CTRL, 0xf0ffff82); in rtl8723au_init_phy_rf()
271 rtl8xxxu_write32(priv, REG_AFE_PLL_CTRL, 0xf0ffff83); in rtl8723au_init_phy_rf()
338 rtl8xxxu_write32(priv, REG_APS_FSMCO, val32); in rtl8723a_emu_to_active()
409 rtl8xxxu_write32(priv, REG_EFUSE_CTRL, val32); in rtl8723au_power_on()
438 rtl8xxxu_write32(priv, REG_MAC_PHY_CTRL, val32); in rtl8723a_set_crystal_cap()
|
| H A D | 8192c.c | 591 rtl8xxxu_write32(priv, REG_FPGA0_XCD_RF_PARM, val32); in rtl8192cu_power_on()
|
| H A D | rtl8xxxu.h | 2041 int rtl8xxxu_write32(struct rtl8xxxu_priv *priv, u16 addr, u32 val);
|