| /linux/drivers/scsi/qla4xxx/ |
| H A D | ql4_dbg.c | 46 readw(&ha->reg->mailbox[i])); in qla4xxx_dump_registers() 51 readw(&ha->reg->flash_address)); in qla4xxx_dump_registers() 54 readw(&ha->reg->flash_data)); in qla4xxx_dump_registers() 57 readw(&ha->reg->ctrl_status)); in qla4xxx_dump_registers() 62 readw(&ha->reg->u1.isp4010.nvram)); in qla4xxx_dump_registers() 66 readw(&ha->reg->u1.isp4022.intr_mask)); in qla4xxx_dump_registers() 69 readw(&ha->reg->u1.isp4022.nvram)); in qla4xxx_dump_registers() 72 readw(&ha->reg->u1.isp4022.semaphore)); in qla4xxx_dump_registers() 76 readw(&ha->reg->req_q_in)); in qla4xxx_dump_registers() 79 readw(&ha->reg->rsp_q_out)); in qla4xxx_dump_registers() [all …]
|
| H A D | ql4_nvram.c | 129 dataBit = (readw(isp_nvram(ha)) & AUBURN_EEPROM_DI_1) ? 1 : 0; in fm93c56a_datain() 213 value = readw(isp_semaphore(ha)); in ql4xxx_sem_spinlock() 246 value = readw(isp_semaphore(ha)); in ql4xxx_sem_lock()
|
| /linux/drivers/rtc/ |
| H A D | rtc-msc313.c | 54 seconds = readw(priv->rtc_base + REG_RTC_MATCH_VAL_L) in msc313_rtc_read_alarm() 55 | ((unsigned long)readw(priv->rtc_base + REG_RTC_MATCH_VAL_H) << 16); in msc313_rtc_read_alarm() 59 if (!(readw(priv->rtc_base + REG_RTC_CTRL) & INT_MASK_BIT)) in msc313_rtc_read_alarm() 70 reg = readw(priv->rtc_base + REG_RTC_CTRL); in msc313_rtc_alarm_irq_enable() 95 return readw(priv->rtc_base + REG_RTC_CTRL) & CNT_EN_BIT; in msc313_rtc_get_enabled() 102 reg = readw(priv->rtc_base + REG_RTC_CTRL); in msc313_rtc_set_enabled() 116 reg = readw(priv->rtc_base + REG_RTC_CTRL); in msc313_rtc_read_time() 120 while (readw(priv->rtc_base + REG_RTC_CTRL) & READ_EN_BIT) in msc313_rtc_read_time() 123 seconds = readw(priv->rtc_base + REG_RTC_CNT_VAL_L) in msc313_rtc_read_time() 124 | ((unsigned long)readw(priv->rtc_base + REG_RTC_CNT_VAL_H) << 16); in msc313_rtc_read_time() [all …]
|
| H A D | rtc-mxc.c | 96 day = readw(ioaddr + RTC_DAYR); in get_alarm_or_time() 97 hr_min = readw(ioaddr + RTC_HOURMIN); in get_alarm_or_time() 98 sec = readw(ioaddr + RTC_SECOND); in get_alarm_or_time() 101 day = readw(ioaddr + RTC_DAYALARM); in get_alarm_or_time() 102 hr_min = readw(ioaddr + RTC_ALRM_HM) & 0xffff; in get_alarm_or_time() 103 sec = readw(ioaddr + RTC_ALRM_SEC); in get_alarm_or_time() 161 writew(readw(ioaddr + RTC_RTCISR), ioaddr + RTC_RTCISR); in rtc_update_alarm() 174 reg = readw(ioaddr + RTC_RTCIENR); in mxc_rtc_irq_enable() 195 status = readw(ioaddr + RTC_RTCISR) & readw(ioaddr + RTC_RTCIENR); in mxc_rtc_interrupt() 264 alrm->pending = ((readw(ioaddr + RTC_RTCISR) & RTC_ALM_BIT)) ? 1 : 0; in mxc_rtc_read_alarm() [all …]
|
| H A D | rtc-ssd202d.c | 102 val = readw(priv->base + reg); in ssd202d_rtc_read_reg() 107 l = readw(priv->base + REG_RDDATA_L); in ssd202d_rtc_read_reg() 108 h = readw(priv->base + REG_RDDATA_H); in ssd202d_rtc_read_reg() 119 val = readw(priv->base + reg); in ssd202d_rtc_write_reg() 132 val = readw(priv->base + REG_CTRL1); in ssd202d_rtc_read_counter() 137 val = readw(priv->base + REG_CTRL1); in ssd202d_rtc_read_counter() 141 l = readw(priv->base + REG_RDCNT_L); in ssd202d_rtc_read_counter() 142 h = readw(priv->base + REG_RDCNT_H); in ssd202d_rtc_read_counter() 179 val = readw(priv->base + REG_CTRL); in ssd202d_rtc_reset_counter()
|
| H A D | rtc-s3c.c | 338 con = readw(info->base + S3C2410_RTCCON); in s3c6410_rtc_enable() 343 tmp = readw(info->base + S3C2410_RTCCON); in s3c6410_rtc_enable() 350 tmp = readw(info->base + S3C2410_RTCCON); in s3c6410_rtc_enable() 358 tmp = readw(info->base + S3C2410_RTCCON); in s3c6410_rtc_enable() 368 con = readw(info->base + S3C2410_RTCCON); in s3c6410_rtc_disable() 444 readw(info->base + S3C2410_RTCCON)); in s3c_rtc_probe()
|
| /linux/drivers/scsi/arm/ |
| H A D | cumana_1.c | 130 *laddr++ = readw(dma) | (readw(dma) << 16); in cumanascsi_pread() 131 *laddr++ = readw(dma) | (readw(dma) << 16); in cumanascsi_pread() 132 *laddr++ = readw(dma) | (readw(dma) << 16); in cumanascsi_pread() 133 *laddr++ = readw(dma) | (readw(dma) << 16); in cumanascsi_pread() 134 *laddr++ = readw(dma) | (readw(dma) << 16); in cumanascsi_pread() 135 *laddr++ = readw(dma) | (readw(dma) << 16); in cumanascsi_pread() 136 *laddr++ = readw(dma) | (readw(dma) << 16); in cumanascsi_pread() 137 *laddr++ = readw(dma) | (readw(dma) << 16); in cumanascsi_pread()
|
| H A D | oak.c | 51 while (((status = readw(base + STAT)) & 0x100)==0); in oakscsi_pwrite() 69 while (((status = readw(base + STAT)) & 0x100)==0) in oakscsi_pread() 87 b = (unsigned long) readw(base + DATA); in oakscsi_pread()
|
| /linux/drivers/tty/ |
| H A D | moxa.c | 481 while (readw(ofsAddr + FuncCode) != 0) in moxa_wait_finish() 484 if (readw(ofsAddr + FuncCode) != 0) in moxa_wait_finish() 503 return readw(ofsAddr + FuncArg); in moxafuncret() 511 rptr = readw(ofsAddr + RXrptr); in moxa_low_water_check() 512 wptr = readw(ofsAddr + RXwptr); in moxa_low_water_check() 513 mask = readw(ofsAddr + RX_mask); in moxa_low_water_check() 611 tmp = readw(baseAddr + C218_key); in moxa_load_bios() 616 tmp = readw(baseAddr + C218_key); in moxa_load_bios() 621 tmp = readw(baseAddr + C320_key); in moxa_load_bios() 624 tmp = readw(baseAddr + C320_status); in moxa_load_bios() [all …]
|
| /linux/drivers/media/pci/netup_unidvb/ |
| H A D | netup_unidvb_i2c.c | 72 reg = readw(&i2c->regs->twi_ctrl0_stat); in netup_i2c_interrupt() 95 tmp = readw(&i2c->regs->rx_fifo.stat_ctrl); in netup_i2c_interrupt() 103 tmp = readw(&i2c->regs->tx_fifo.stat_ctrl); in netup_i2c_interrupt() 135 (readw(&i2c->regs->tx_fifo.stat_ctrl) & 0x3f); in netup_i2c_fifo_tx() 148 writew(readw(&i2c->regs->tx_fifo.stat_ctrl) | FIFO_IRQEN, in netup_i2c_fifo_tx() 156 u32 fifo_size = readw(&i2c->regs->rx_fifo.stat_ctrl) & 0x3f; in netup_i2c_fifo_rx() 172 writew(readw(&i2c->regs->rx_fifo.stat_ctrl) | FIFO_IRQEN, in netup_i2c_fifo_rx() 180 u16 reg = readw(&i2c->regs->twi_ctrl0_stat); in netup_i2c_start_xfer() 188 __func__, readw(&i2c->regs->length), in netup_i2c_start_xfer() 189 readw(&i2c->regs->twi_addr_ctrl1), in netup_i2c_start_xfer() [all …]
|
| H A D | netup_unidvb_ci.c | 60 __func__, readw(dev->bmmio0 + CAM_CTRLSTAT_READ_SET)); in netup_unidvb_ci_slot_ts_ctl() 66 __func__, readw(dev->bmmio0 + CAM_CTRLSTAT_READ_SET)); in netup_unidvb_ci_slot_ts_ctl() 91 __func__, readw(dev->bmmio0 + CAM_CTRLSTAT_READ_SET)); in netup_unidvb_ci_slot_reset() 99 ci_stat = readw(dev->bmmio0 + CAM_CTRLSTAT_READ_SET); in netup_unidvb_ci_slot_reset() 123 __func__, readw(dev->bmmio0 + CAM_CTRLSTAT_READ_SET)); in netup_unidvb_poll_ci_slot_status() 124 ci_stat = readw(dev->bmmio0 + CAM_CTRLSTAT_READ_SET); in netup_unidvb_poll_ci_slot_status()
|
| /linux/drivers/i2c/busses/ |
| H A D | i2c-viai2c-common.c | 10 while (!(readw(i2c->base + VIAI2C_REG_CSR) & VIAI2C_CSR_READY_MASK)) { in viai2c_wait_bus_not_busy() 40 val = readw(i2c->base + VIAI2C_REG_CR); in viai2c_write() 53 val = readw(i2c->base + VIAI2C_REG_CR); in viai2c_write() 68 val = readw(i2c->base + VIAI2C_REG_CR); in viai2c_read() 87 val = readw(i2c->base + VIAI2C_REG_CR); in viai2c_read() 143 msg->buf[i2c->xfered_len] = readw(base + VIAI2C_REG_CDR) >> 8; in viai2c_irq_xfer() 145 val = readw(base + VIAI2C_REG_CR) | VIAI2C_CR_CPU_RDY; in viai2c_irq_xfer() 150 val = readw(base + VIAI2C_REG_CSR); in viai2c_irq_xfer()
|
| /linux/arch/arm/mach-spear/ |
| H A D | time.c | 83 val = readw(gpt_base + CR(CLKSRC)); in spear_clocksource_init() 95 u16 val = readw(gpt_base + CR(CLKEVT)); in spear_timer_shutdown() 116 val = readw(gpt_base + CR(CLKEVT)); in spear_set_oneshot() 135 val = readw(gpt_base + CR(CLKEVT)); in spear_set_periodic() 157 u16 val = readw(gpt_base + CR(CLKEVT)); in clockevent_next_event()
|
| /linux/drivers/pci/ |
| H A D | rom.c | 127 signature = readw(image); in pci_rom_header_valid() 171 data_len = readw(pds + PCI_ROM_DATA_STRUCT_LEN); in pci_rom_data_struct_valid() 209 pds = image + readw(image + PCI_ROM_POINTER_TO_DATA_STRUCT); in pci_get_rom_size() 215 length = readw(pds + PCI_ROM_IMAGE_LEN); in pci_get_rom_size()
|
| /linux/drivers/iio/adc/ |
| H A D | rzt2h_adc.c | 52 reg = readw(adc->base + RZT2H_ADCSR_REG); in rzt2h_adc_start() 67 reg = readw(adc->base + RZT2H_ADCSR_REG); in rzt2h_adc_stop() 102 *val = readw(adc->base + RZT2H_ADDR_REG(ch)); in rzt2h_adc_read_single() 119 val = readw(adc->base + RZT2H_ADCALCTL_REG); in rzt2h_adc_set_cal() 135 ret = read_poll_timeout(readw, val, val & RZT2H_ADCALCTL_CAL_RDY_MASK, in rzt2h_adc_calibrate()
|
| /linux/drivers/mmc/host/ |
| H A D | sdhci-pxav2.c | 68 tmp = readw(host->ioaddr + SD_CLOCK_BURST_SIZE_SETUP); in pxav2_reset() 80 tmp = readw(host->ioaddr + SD_FIFO_PARAM); in pxav2_reset() 84 tmp = readw(host->ioaddr + SD_FIFO_PARAM); in pxav2_reset() 98 return readw(host->ioaddr + reg); in pxav1_readw() 133 tmp = readw(host->ioaddr + SDHCI_TIMEOUT_CONTROL); in pxav1_request_done() 163 tmp = readw(host->ioaddr + SD_CE_ATA_2); in pxav2_mmc_set_bus_width()
|
| /linux/drivers/pci/controller/ |
| H A D | pci-v3-semi.c | 442 status = readw(v3->base + V3_PCI_STAT); in v3_irq() 778 if (readw(v3->base + V3_SYSTEM) & V3_SYSTEM_M_LOCK) in v3_pci_probe() 782 val = readw(v3->base + V3_PCI_CMD); in v3_pci_probe() 787 val = readw(v3->base + V3_SYSTEM); in v3_pci_probe() 792 val = readw(v3->base + V3_PCI_CFG); in v3_pci_probe() 797 val = readw(v3->base + V3_LB_CFG); in v3_pci_probe() 805 val = readw(v3->base + V3_PCI_CMD); in v3_pci_probe() 853 val = readw(v3->base + V3_LB_CFG); in v3_pci_probe() 867 val = readw(v3->base + V3_PCI_CMD); in v3_pci_probe() 878 val = readw(v3->base + V3_SYSTEM); in v3_pci_probe() [all …]
|
| /linux/drivers/clocksource/ |
| H A D | timer-msc313e.c | 60 reg = readw(base + MSC313E_REG_CTRL); in msc313e_timer_start() 84 l = readw(base + MSC313E_REG_COUNTER_LOW); in msc313e_timer_current_value() 85 h = readw(base + MSC313E_REG_COUNTER_HIGH); in msc313e_timer_current_value() 211 reg = readw(msc313e_clksrc + MSC313E_REG_CTRL); in msc313e_clksrc_init()
|
| /linux/drivers/irqchip/ |
| H A D | irq-ts4800.c | 37 u16 reg = readw(data->base + IRQ_MASK); in ts4800_irq_mask() 46 u16 reg = readw(data->base + IRQ_MASK); in ts4800_irq_unmask() 86 u16 status = readw(data->base + IRQ_STATUS); in ts4800_ic_chained_handle_irq()
|
| /linux/drivers/tty/serial/ |
| H A D | milbeaut_usio.c | 67 writew(readw(port->membase + MLB_USIO_REG_FCR) & ~MLB_USIO_FCR_FTIE, in mlb_usio_stop_tx() 78 writew(readw(port->membase + MLB_USIO_REG_FCR) & ~MLB_USIO_FCR_FTIE, in mlb_usio_tx_chars() 96 (readw(port->membase + MLB_USIO_REG_FBYTE) & 0xff); in mlb_usio_tx_chars() 108 writew(readw(port->membase + MLB_USIO_REG_FCR) & ~MLB_USIO_FCR_FDRQ, in mlb_usio_tx_chars() 123 u16 fcr = readw(port->membase + MLB_USIO_REG_FCR); in mlb_usio_start_tx() 164 ch = readw(port->membase + MLB_USIO_REG_DR); in mlb_usio_rx_chars() 198 max_count = readw(port->membase + MLB_USIO_REG_FBYTE) >> 8; in mlb_usio_rx_chars() 199 writew(readw(port->membase + MLB_USIO_REG_FCR) | in mlb_usio_rx_chars()
|
| /linux/drivers/pci/hotplug/ |
| H A D | ibmphp_ebda.c | 244 ebda_seg = readw(io_mem); in ibmphp_access_ebda() 270 next_offset = readw(io_mem + offset); /* offset of next blk */ in ibmphp_access_ebda() 275 blk_id = readw(io_mem + offset); /* this blk id */ in ibmphp_access_ebda() 295 re = readw(io_mem + sub_addr); /* next sub blk */ in ibmphp_access_ebda() 298 rc_id = readw(io_mem + sub_addr); /* sub blk id */ in ibmphp_access_ebda() 322 rc = readw(io_mem + sub_addr); /* next sub blk */ in ibmphp_access_ebda() 325 re_id = readw(io_mem + sub_addr); /* sub blk id */ in ibmphp_access_ebda() 332 num_entries = readw(io_mem + sub_addr); in ibmphp_access_ebda() 809 hpc_ptr->u.isa_ctlr.io_start = readw(io_mem + addr); in ebda_rsrc_controller() 810 hpc_ptr->u.isa_ctlr.io_end = readw(io_mem + addr + 2); in ebda_rsrc_controller() [all …]
|
| /linux/drivers/watchdog/ |
| H A D | ftwdt010_wdt.c | 165 reg = readw(gwdt->base + FTWDT010_WDCR); in ftwdt010_wdt_probe() 197 reg = readw(gwdt->base + FTWDT010_WDCR); in ftwdt010_wdt_suspend() 210 reg = readw(gwdt->base + FTWDT010_WDCR); in ftwdt010_wdt_resume()
|
| /linux/drivers/net/ethernet/ti/icssm/ |
| H A D | icssm_prueth_switch.c | 280 mac_tbl_idx = readw(&bucket_info->bucket_idx); in icssm_prueth_sw_fdb_search() 281 bucket_entries = readw(&bucket_info->bucket_entries); in icssm_prueth_sw_fdb_search() 318 mac_tbl_idx = readw(&bkt_info->bucket_idx); in icssm_prueth_sw_find_fdb_insert() 319 bucket_entries = readw(&bkt_info->bucket_entries); in icssm_prueth_sw_find_fdb_insert() 572 if (!readw(&bucket_info->bucket_entries)) { in icssm_prueth_sw_insert_fdb_entry() 611 val = readw(&bucket_info->bucket_entries); in icssm_prueth_sw_insert_fdb_entry() 675 idx = readw(&bucket_info->bucket_idx); in icssm_prueth_sw_delete_fdb_entry() 676 entries = readw(&bucket_info->bucket_entries); in icssm_prueth_sw_delete_fdb_entry() 686 val = readw(&bucket_info->bucket_entries); in icssm_prueth_sw_delete_fdb_entry() 735 val = readw(&bucket_info->bucket_entries); in icssm_prueth_sw_do_purge_fdb()
|
| /linux/sound/soc/sof/intel/ |
| H A D | hda-mlink.c | 128 hlink->lsdiid = readw(ml_addr + AZX_REG_ML_LSDIID); in hdaml_lnk_enum() 347 return readw(lsdiid); in hdaml_link_get_lsdiid() 354 val = readw(lsdiid); in hdaml_link_set_lsdiid() 365 val = readw(pcmsycm); in hdaml_shim_map_stream_ch() 716 u16 val = readw(pvccs); in hdac_bus_eml_power_up_base() 778 writew(readw(pvccs) & ~AZX_REG_INTEL_VS_SHIM_PVCCS_MDSTSCHGIE, pvccs); in hdac_bus_eml_power_down_base() 879 val = readw(pcmsycm); in hdac_bus_eml_sdw_map_stream_ch() 1065 val = readw(pvccs); in hdac_bus_eml_is_mic_privacy_changed() 1097 state = readw(pvccs) & AZX_REG_INTEL_VS_SHIM_PVCCS_MDSTS; in hdac_bus_eml_get_mic_privacy_state()
|
| /linux/arch/alpha/include/asm/ |
| H A D | io.h | 151 REMAP1(u16, readw, const volatile) in REMAP1() 242 extern u16 readw(const volatile void __iomem *addr); 250 #define readw readw macro 445 return IO_CONCAT(__IO_PREFIX,readw)(addr); in __raw_readw() 467 extern inline u16 readw(const volatile void __iomem *addr) in readw() function
|