| /linux/drivers/gpu/drm/amd/display/dc/hubp/dcn21/ |
| H A D | dcn21_hubp.c | 479 QoS_LEVEL_LOW_WM, &ttu_attr.qos_level_low_wm, in hubp21_validate_dml_output()
482 if (ttu_attr.qos_level_low_wm != dml_ttu_attr->qos_level_low_wm) in hubp21_validate_dml_output()
484 dml_ttu_attr->qos_level_low_wm, ttu_attr.qos_level_low_wm); in hubp21_validate_dml_output()
|
| /linux/drivers/gpu/drm/amd/display/dc/hubp/dcn20/ |
| H A D | dcn20_hubp.c | 147 QoS_LEVEL_LOW_WM, ttu_attr->qos_level_low_wm, in hubp2_program_deadline()
1243 QoS_LEVEL_LOW_WM, &ttu_attr->qos_level_low_wm, in hubp2_read_state_common()
1307 QoS_LEVEL_LOW_WM, &s->qos_level_low_wm, in hubp2_read_state_common()
1588 QoS_LEVEL_LOW_WM, &ttu_attr.qos_level_low_wm, in hubp2_validate_dml_output()
1591 if (ttu_attr.qos_level_low_wm != dml_ttu_attr->qos_level_low_wm) in hubp2_validate_dml_output()
1593 dml_ttu_attr->qos_level_low_wm, ttu_attr.qos_level_low_wm); in hubp2_validate_dml_output()
|
| /linux/drivers/gpu/drm/amd/display/dc/dml2/dml21/inc/ |
| H A D | dml_top_dchub_registers.h | 62 uint32_t qos_level_low_wm; member
|
| /linux/drivers/gpu/drm/amd/display/dc/hubp/dcn401/ |
| H A D | dcn401_hubp.c | 280 QoS_LEVEL_LOW_WM, ttu_attr->qos_level_low_wm, in hubp401_program_deadline()
898 QoS_LEVEL_LOW_WM, &ttu_attr->qos_level_low_wm, in hubp401_read_state()
962 QoS_LEVEL_LOW_WM, &s->qos_level_low_wm, in hubp401_read_state()
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/ |
| H A D | display_rq_dlg_helpers.c | 334 ttu_regs->qos_level_low_wm); in print__ttu_regs_st()
|
| H A D | display_mode_structs.h | 676 unsigned int qos_level_low_wm; member
|
| H A D | dml1_display_rq_dlg_calc.c | 1903 disp_ttu_regs->qos_level_low_wm = 0; in dml1_rq_dlg_get_dlg_params()
1904 ASSERT(disp_ttu_regs->qos_level_low_wm < dml_pow(2, 14)); in dml1_rq_dlg_get_dlg_params()
|
| /linux/drivers/gpu/drm/amd/display/dc/hubp/dcn10/ |
| H A D | dcn10_hubp.c | 672 QoS_LEVEL_LOW_WM, ttu_attr->qos_level_low_wm, in hubp1_program_deadline()
1012 QoS_LEVEL_LOW_WM, &ttu_attr->qos_level_low_wm, in hubp1_read_state_common()
1076 QoS_LEVEL_LOW_WM, &s->qos_level_low_wm, in hubp1_read_state_common()
|
| H A D | dcn10_hubp.h | 687 uint32_t qos_level_low_wm; member
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/dcn32/ |
| H A D | display_rq_dlg_calc_32.c | 541 ttu_regs->qos_level_low_wm = 0; in dml32_rq_dlg_get_dlg_reg()
607 ASSERT(ttu_regs->qos_level_low_wm < dml_pow(2, 14)); in dml32_rq_dlg_get_dlg_reg()
|
| /linux/drivers/gpu/drm/amd/display/dc/dml2/ |
| H A D | dml_display_rq_dlg_calc.c | 490 disp_ttu_regs->qos_level_low_wm = 0; in dml_rq_dlg_get_dlg_reg()
555 ASSERT(disp_ttu_regs->qos_level_low_wm < (dml_uint_t) dml_pow(2, 14)); in dml_rq_dlg_get_dlg_reg()
|
| H A D | dml2_translation_helper.c | 1523 out->ttu_regs.qos_level_low_wm = disp_ttu_regs->qos_level_low_wm; in dml2_update_pipe_ctx_dchub_regs()
|
| H A D | display_mode_util.c | 304 dml_print("DML: qos_level_low_wm = 0x%x\n", ttu_regs->qos_level_low_wm); in dml_print_ttu_regs_st()
|
| H A D | display_mode_core_structs.h | 1979 dml_uint_t qos_level_low_wm; member
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/dcn20/ |
| H A D | display_rq_dlg_calc_20.c | 1508 disp_ttu_regs->qos_level_low_wm = 0; in dml20_rq_dlg_get_dlg_params()
1509 ASSERT(disp_ttu_regs->qos_level_low_wm < dml_pow(2, 14)); in dml20_rq_dlg_get_dlg_params()
|
| H A D | display_rq_dlg_calc_20v2.c | 1509 disp_ttu_regs->qos_level_low_wm = 0; in dml20v2_rq_dlg_get_dlg_params()
1510 ASSERT(disp_ttu_regs->qos_level_low_wm < dml_pow(2, 14)); in dml20v2_rq_dlg_get_dlg_params()
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/dcn21/ |
| H A D | display_rq_dlg_calc_21.c | 1616 disp_ttu_regs->qos_level_low_wm = 0; in dml_rq_dlg_get_dlg_params()
1617 ASSERT(disp_ttu_regs->qos_level_low_wm < dml_pow(2, 14)); in dml_rq_dlg_get_dlg_params()
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/dcn30/ |
| H A D | display_rq_dlg_calc_30.c | 1705 disp_ttu_regs->qos_level_low_wm = 0; in dml_rq_dlg_get_dlg_params()
1706 ASSERT(disp_ttu_regs->qos_level_low_wm < dml_pow(2, 14)); in dml_rq_dlg_get_dlg_params()
|
| /linux/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_core/ |
| H A D | dml2_core_shared.c | 11863 disp_ttu_regs->qos_level_low_wm = 0; in rq_dlg_get_dlg_reg()
11921 DML2_ASSERT(disp_ttu_regs->qos_level_low_wm < (unsigned int)math_pow(2, 14)); in rq_dlg_get_dlg_reg()
|
| H A D | dml2_core_dcn4_calcs.c | 12613 disp_ttu_regs->qos_level_low_wm = 0; in rq_dlg_get_dlg_reg()
12671 DML2_ASSERT(disp_ttu_regs->qos_level_low_wm < (unsigned int)math_pow(2, 14)); in rq_dlg_get_dlg_reg()
|