Home
last modified time | relevance | path

Searched refs:power_gate (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn302/
H A Ddcn302_hwseq.c47 uint32_t power_gate = power_on ? 0 : 1; in dcn302_dpp_pg_control() local
58 DOMAIN1_POWER_GATE, power_gate); in dcn302_dpp_pg_control()
66 DOMAIN3_POWER_GATE, power_gate); in dcn302_dpp_pg_control()
74 DOMAIN5_POWER_GATE, power_gate); in dcn302_dpp_pg_control()
82 DOMAIN7_POWER_GATE, power_gate); in dcn302_dpp_pg_control()
90 DOMAIN9_POWER_GATE, power_gate); in dcn302_dpp_pg_control()
104 uint32_t power_gate = power_on ? 0 : 1; in dcn302_hubp_pg_control() local
115 DOMAIN0_POWER_GATE, power_gate); in dcn302_hubp_pg_control()
123 DOMAIN2_POWER_GATE, power_gate); in dcn302_hubp_pg_control()
131 DOMAIN4_POWER_GATE, power_gate); in dcn302_hubp_pg_control()
[all …]
/linux/drivers/gpu/drm/amd/display/dc/pg/dcn35/
H A Ddcn35_pg_cntl.c79 uint32_t power_gate = power_on ? 0 : 1; in pg_cntl35_dsc_pg_control() local
106 DOMAIN_POWER_GATE, power_gate); in pg_cntl35_dsc_pg_control()
114 DOMAIN_POWER_GATE, power_gate); in pg_cntl35_dsc_pg_control()
122 DOMAIN_POWER_GATE, power_gate); in pg_cntl35_dsc_pg_control()
130 DOMAIN_POWER_GATE, power_gate); in pg_cntl35_dsc_pg_control()
178 uint32_t power_gate = power_on ? 0 : 1; in pg_cntl35_hubp_dpp_pg_control() local
206 REG_UPDATE(DOMAIN0_PG_CONFIG, DOMAIN_POWER_GATE, power_gate); in pg_cntl35_hubp_dpp_pg_control()
211 REG_UPDATE(DOMAIN1_PG_CONFIG, DOMAIN_POWER_GATE, power_gate); in pg_cntl35_hubp_dpp_pg_control()
216 REG_UPDATE(DOMAIN2_PG_CONFIG, DOMAIN_POWER_GATE, power_gate); in pg_cntl35_hubp_dpp_pg_control()
221 REG_UPDATE(DOMAIN3_PG_CONFIG, DOMAIN_POWER_GATE, power_gate); in pg_cntl35_hubp_dpp_pg_control()
[all …]
/linux/drivers/gpu/drm/amd/pm/swsmu/
H A Damdgpu_smu.c254 struct smu_power_gate *power_gate = &smu_power->power_gate; in smu_dpm_set_vcn_enable() local
266 if (atomic_read(&power_gate->vcn_gated[inst]) ^ enable) in smu_dpm_set_vcn_enable()
271 atomic_set(&power_gate->vcn_gated[inst], !enable); in smu_dpm_set_vcn_enable()
280 struct smu_power_gate *power_gate = &smu_power->power_gate; in smu_dpm_set_jpeg_enable() local
289 if (atomic_read(&power_gate->jpeg_gated) ^ enable) in smu_dpm_set_jpeg_enable()
294 atomic_set(&power_gate->jpeg_gated, !enable); in smu_dpm_set_jpeg_enable()
303 struct smu_power_gate *power_gate = &smu_power->power_gate; in smu_dpm_set_vpe_enable() local
309 if (atomic_read(&power_gate->vpe_gated) ^ enable) in smu_dpm_set_vpe_enable()
314 atomic_set(&power_gate->vpe_gated, !enable); in smu_dpm_set_vpe_enable()
323 struct smu_power_gate *power_gate = &smu_power->power_gate; in smu_dpm_set_isp_enable() local
[all …]
/linux/drivers/gpu/drm/amd/display/dc/hwss/dcn20/
H A Ddcn20_hwseq.c479 uint32_t power_gate = power_on ? 0 : 1; in dcn20_dsc_pg_control() local
496 DOMAIN16_POWER_GATE, power_gate); in dcn20_dsc_pg_control()
504 DOMAIN17_POWER_GATE, power_gate); in dcn20_dsc_pg_control()
512 DOMAIN18_POWER_GATE, power_gate); in dcn20_dsc_pg_control()
520 DOMAIN19_POWER_GATE, power_gate); in dcn20_dsc_pg_control()
528 DOMAIN20_POWER_GATE, power_gate); in dcn20_dsc_pg_control()
536 DOMAIN21_POWER_GATE, power_gate); in dcn20_dsc_pg_control()
556 uint32_t power_gate = power_on ? 0 : 1; in dcn20_dpp_pg_control() local
567 DOMAIN1_POWER_GATE, power_gate); in dcn20_dpp_pg_control()
575 DOMAIN3_POWER_GATE, power_gate); in dcn20_dpp_pg_control()
[all …]
/linux/drivers/gpu/drm/amd/display/dmub/inc/
H A Ddmub_cmd.h2886 uint8_t power_gate : 1; /**< 1=power gate, 0=power up */ member