Home
last modified time | relevance | path

Searched refs:plld (Results 1 – 7 of 7) sorted by relevance

/linux/arch/powerpc/boot/
H A D4xx.c390 u32 plld = CPR0_READ(DCRN_CPR0_PLLD); in __ibm440eplike_fixup_clocks() local
393 u32 fbdv = __fix_zero((plld >> 24) & 0x1f, 32); in __ibm440eplike_fixup_clocks()
394 u32 fwdva = __fix_zero((plld >> 16) & 0xf, 16); in __ibm440eplike_fixup_clocks()
395 u32 fwdvb = __fix_zero((plld >> 8) & 7, 8); in __ibm440eplike_fixup_clocks()
396 u32 lfbdv = __fix_zero(plld & 0x3f, 64); in __ibm440eplike_fixup_clocks()
/linux/arch/arm/boot/dts/vt8500/
H A Dwm8650.dtsi107 plld: plld { label
145 clocks = <&plld>;
H A Dwm8505.dtsi110 plld: plld { label
141 clocks = <&plld>;
H A Dwm8750.dtsi113 plld: plld { label
151 clocks = <&plld>;
H A Dwm8850.dtsi110 plld: plld { label
162 clocks = <&plld>;
/linux/drivers/clk/tegra/
H A Dclk-tegra210.c883 static void tegra210_plld_set_defaults(struct tegra_clk_pll *plld) in tegra210_plld_set_defaults() argument
888 plld->params->defaults_set = true; in tegra210_plld_set_defaults()
890 if (readl_relaxed(clk_base + plld->params->base_reg) & in tegra210_plld_set_defaults()
898 _pll_misc_chk_default(clk_base, plld->params, 1, in tegra210_plld_set_defaults()
905 _pll_misc_chk_default(clk_base, plld->params, 0, val, in tegra210_plld_set_defaults()
908 if (!plld->params->defaults_set) in tegra210_plld_set_defaults()
913 val = readl_relaxed(clk_base + plld->params->ext_misc_reg[0]); in tegra210_plld_set_defaults()
916 writel_relaxed(val, clk_base + plld->params->ext_misc_reg[0]); in tegra210_plld_set_defaults()
922 val = readl_relaxed(clk_base + plld->params->ext_misc_reg[0]); in tegra210_plld_set_defaults()
926 writel_relaxed(val, clk_base + plld->params->ext_misc_reg[0]); in tegra210_plld_set_defaults()
[all …]
/linux/drivers/gpu/drm/tegra/
H A Ddsi.c963 unsigned long plld; in tegra_dsi_encoder_atomic_check() local
992 plld = DIV_ROUND_UP(state->bclk * 8, USEC_PER_SEC) * USEC_PER_SEC; in tegra_dsi_encoder_atomic_check()
993 state->period = DIV_ROUND_CLOSEST(NSEC_PER_SEC, plld); in tegra_dsi_encoder_atomic_check()
1010 plld /= 2; in tegra_dsi_encoder_atomic_check()
1025 plld, scdiv); in tegra_dsi_encoder_atomic_check()