Home
last modified time | relevance | path

Searched refs:pil (Results 1 – 25 of 27) sorted by relevance

12

/linux/arch/sparc/kernel/
H A Dsun4d_irq.c125 unsigned int pil; in sun4d_sbus_handler_irq() local
132 pil = sun4d_encode_irq(sbino, sbusl, idx); in sun4d_sbus_handler_irq()
134 p = irq_map[pil]; in sun4d_sbus_handler_irq()
147 void sun4d_handler_irq(unsigned int pil, struct pt_regs *regs) in sun4d_handler_irq() argument
151 int sbusl = pil_to_sbus[pil]; in sun4d_handler_irq()
156 cc_set_iclr(1 << pil); in sun4d_handler_irq()
163 if (pil == SUN4D_IPI_IRQ) in sun4d_handler_irq()
173 p = irq_map[pil]; in sun4d_handler_irq()
290 unsigned int pil, in _sun4d_build_device_irq() argument
296 irq = irq_alloc(real_irq, pil); in _sun4d_build_device_irq()
[all …]
H A Dirq.h10 unsigned int pil; member
79 unsigned int irq_alloc(unsigned int real_irq, unsigned int pil);
82 void handler_irq(unsigned int pil, struct pt_regs *regs);
93 void sun4d_handler_irq(unsigned int pil, struct pt_regs *regs);
H A Dsun4v_ivec.S204 rdpr %pil, %g2
205 wrpr %g0, PIL_NORMAL_MAX, %pil
234 rdpr %pil, %g2
235 wrpr %g0, PIL_NORMAL_MAX, %pil
315 rdpr %pil, %g2
316 wrpr %g0, PIL_NORMAL_MAX, %pil
345 rdpr %pil, %g2
346 wrpr %g0, PIL_NORMAL_MAX, %pil
H A Dcherrs.S105 rdpr %pil, %g2
106 wrpr %g0, PIL_NORMAL_MAX, %pil
147 rdpr %pil, %g2
148 wrpr %g0, PIL_NORMAL_MAX, %pil
491 rdpr %pil, %g2
492 wrpr %g0, PIL_NORMAL_MAX, %pil
527 rdpr %pil, %g2
528 wrpr %g0, PIL_NORMAL_MAX, %pil
563 rdpr %pil, %g2
564 wrpr %g0, PIL_NORMAL_MAX, %pil
H A Dsun4m_irq.c255 unsigned int pil; in sun4m_build_device_irq() local
261 pil = (real_irq & 0xf); in sun4m_build_device_irq()
262 irq = irq_alloc(real_irq, pil); in sun4m_build_device_irq()
H A Dspiterrs.S82 rdpr %pil, %g2
84 wrpr %g0, PIL_NORMAL_MAX, %pil
H A Dleon_pci_grpci1.c399 unsigned int virq = 0, pil; in grpci1_build_device_irq() local
401 pil = 1 << 8; in grpci1_build_device_irq()
402 virq = irq_alloc(irq, pil); in grpci1_build_device_irq()
H A Dleon_pci_grpci2.c552 unsigned int virq = 0, pil; in grpci2_build_device_irq() local
554 pil = 1 << 8; in grpci2_build_device_irq()
555 virq = irq_alloc(irq, pil); in grpci2_build_device_irq()
H A Dhvtramp.S35 wrpr %g0, PIL_NORMAL_MAX, %pil
H A Drtrap_64.S160 wrpr 0, %pil
225 wrpr %l4, 0x0, %pil
H A Dhead_64.S769 rdpr %pil, %l1
770 wrpr %g0, PIL_NORMAL_MAX, %pil
862 wrpr %l1, 0x0, %pil
H A Dirq_64.c810 void __irq_entry handler_irq(int pil, struct pt_regs *regs) in handler_irq() argument
816 clear_softint(1 << pil); in handler_irq()
H A Detrap_64.S32 etrap: rdpr %pil, %g2
/linux/Documentation/devicetree/bindings/remoteproc/
H A Dqcom,q6v5.txt10 "qcom,ipq8074-wcss-pil"
11 "qcom,qcs404-wcss-pil"
43 qcom,ipq8074-wcss-pil:
45 qcom,qcs404-wcss-pil:
69 "qcom,qcs404-wcss-pil"
/linux/arch/sparc/power/
H A Dhibernate_asm.S125 wrpr %g0, 14, %pil
132 wrpr %g0, 15, %pil
/linux/arch/arm/boot/dts/qcom/
H A Dmsm8926.dtsi9 compatible = "qcom,msm8926-mss-pil";
H A Dqcom-sdx65.dtsi591 pil-reloc@94c {
592 compatible = "qcom,pil-reloc-info";
/linux/arch/arm64/boot/dts/qcom/
H A Dsc7280-herobrine-lte-sku.dtsi30 compatible = "qcom,sc7280-mss-pil";
H A Dsm6375.dtsi574 pil_wlan_mem: pil-wlan@86500000 {
579 pil_adsp_mem: pil-adsp@86700000 {
584 pil_cdsp_mem: pil-cdsp@88700000 {
589 pil_video_mem: pil-video@8a500000 {
594 pil_ipa_fw_mem: pil-ipa-fw@8aa00000 {
599 pil_ipa_gsi_mem: pil-ipa-gsi@8aa10000 {
604 pil_gpu_micro_code_mem: pil-gpu-ucode@8aa1a000 {
609 pil_mpss_wlan_mem: pil-mpss-wlan@8b800000 {
1648 pil-reloc@94c {
1649 compatible = "qcom,pil-reloc-info";
H A Dsc7180-idp.dts367 compatible = "qcom,sc7180-mss-pil";
H A Dmsm8996.dtsi2502 compatible = "qcom,msm8996-slpi-pil";
2547 compatible = "qcom,msm8996-mss-pil";
3542 compatible = "qcom,msm8996-adsp-pil";
H A Dtalos.dtsi640 pil_video_mem: pil-video@93400000 {
4113 pil-reloc@2a94c {
4114 compatible = "qcom,pil-reloc-info";
H A Dsc7180-trogdor.dtsi847 compatible = "qcom,sc7180-mss-pil";
H A Dsdm845.dtsi3337 compatible = "qcom,sdm845-mss-pil";
5137 pil-reloc@3f94c {
5138 compatible = "qcom,pil-reloc-info";
/linux/arch/sparc/mm/
H A Dultra.S642 rdpr %pil, %g2
643 wrpr %g0, PIL_NORMAL_MAX, %pil

12