Home
last modified time | relevance | path

Searched refs:phyclk (Results 1 – 23 of 23) sorted by relevance

/linux/arch/arm/mach-s3c/
H A Dsetup-usb-phy-s3c64xx.c26 u32 phyclk; in s3c_usb_otgphy_init() local
31 phyclk = readl(S3C_PHYCLK) & ~S3C_PHYCLK_CLKSEL_MASK; in s3c_usb_otgphy_init()
37 phyclk |= S3C_PHYCLK_CLKSEL_12M; in s3c_usb_otgphy_init()
40 phyclk |= S3C_PHYCLK_CLKSEL_24M; in s3c_usb_otgphy_init()
51 writel(phyclk | S3C_PHYCLK_CLK_FORCE, S3C_PHYCLK); in s3c_usb_otgphy_init()
/linux/drivers/phy/samsung/
H A Dphy-exynos5250-sata.c50 struct clk *phyclk; member
196 sata_phy->phyclk = devm_clk_get(dev, "sata_phyctrl"); in exynos_sata_phy_probe()
197 if (IS_ERR(sata_phy->phyclk)) { in exynos_sata_phy_probe()
199 ret = PTR_ERR(sata_phy->phyclk); in exynos_sata_phy_probe()
203 ret = clk_prepare_enable(sata_phy->phyclk); in exynos_sata_phy_probe()
228 clk_disable_unprepare(sata_phy->phyclk); in exynos_sata_phy_probe()
/linux/drivers/net/wireless/ath/ath10k/
H A Dhw.c602 u32 phyclk; in ath10k_hw_qca988x_set_coverage_class() local
627 phyclk = MS(phyclk_reg, WAVE1_PHYCLK_USEC) + 1; in ath10k_hw_qca988x_set_coverage_class()
653 if (slottime_reg % phyclk) { in ath10k_hw_qca988x_set_coverage_class()
661 slottime = slottime / phyclk; in ath10k_hw_qca988x_set_coverage_class()
675 slottime += value * 3 * phyclk; in ath10k_hw_qca988x_set_coverage_class()
682 ack_timeout += 3 * value * phyclk; in ath10k_hw_qca988x_set_coverage_class()
688 cts_timeout += 3 * value * phyclk; in ath10k_hw_qca988x_set_coverage_class()
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/inc/
H A Ddml_top_soc_parameter_types.h130 struct dml2_clk_table phyclk; member
/linux/Documentation/devicetree/bindings/net/
H A Dsti-dwmac.txt20 - st,ext-phyclk: valid only for RMII where PHY can generate 50MHz clock or
/linux/Documentation/devicetree/bindings/clock/st/
H A Dst,flexgen.txt125 "clk-eth-ref-phyclk",
/linux/arch/arm/boot/dts/st/
H A Dstm32mp135f-dhcor-dhsbc.dts85 st,ext-phyclk;
134 st,ext-phyclk;
H A Dstih407-pinctrl.dtsi218 phyclk = <&pio2 3 ALT4 OUT NICLK 1250 CLK_B>;
260 phyclk = <&pio2 3 ALT1 OUT NICLK 0 CLK_A>;
281 phyclk = <&pio2 3 ALT1 OUT NICLK 0 CLK_A>;
287 phyclk = <&pio2 3 ALT2 IN NICLK 0 CLK_A>;
/linux/arch/arm/boot/dts/rockchip/
H A Drk3188.dtsi657 clock-names = "phyclk";
665 clock-names = "phyclk";
H A Drk3066a.dtsi715 clock-names = "phyclk";
723 clock-names = "phyclk";
H A Drk322x.dtsi259 clock-names = "phyclk";
286 clock-names = "phyclk";
H A Drv1108.dtsi265 clock-names = "phyclk";
H A Drk3128.dtsi564 clock-names = "phyclk";
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/inc/
H A Ddml2_internal_shared_types.h36 unsigned int phyclk; member
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_dpmm/
H A Ddml2_dpmm_dcn4.c422 …phyclk_khz, &display_cfg->stream_programming[i].min_clocks.dcn4x.phyclk_khz, &state_table->phyclk); in map_min_clocks_to_dpm()
/linux/arch/arm64/boot/dts/rockchip/
H A Drk3588-base.dtsi660 clock-names = "phyclk";
685 clock-names = "phyclk";
710 clock-names = "phyclk";
H A Drk3399-base.dtsi1625 clock-names = "phyclk";
1652 clock-names = "phyclk";
H A Drk3576.dtsi915 clock-names = "phyclk", "aclk", "aclk_slv";
938 clock-names = "phyclk", "aclk", "aclk_slv";
H A Drk3308.dtsi204 clock-names = "phyclk";
H A Drk3328.dtsi913 clock-names = "phyclk";
H A Dpx30.dtsi873 clock-names = "phyclk";
/linux/drivers/net/wireless/broadcom/brcm80211/brcmsmac/
H A Dmain.c754 wlc_hw->phyclk = clk; in brcms_b_core_phy_clk()
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/
H A Ddml2_core_dcn4_calcs.c8454 ((double)mode_lib->soc.clk_table.phyclk.clk_values_khz[0] / 1000), in dml_core_mode_support()