| /linux/arch/arm/mach-s3c/ |
| H A D | setup-usb-phy-s3c64xx.c | 26 u32 phyclk; in s3c_usb_otgphy_init() local
31 phyclk = readl(S3C_PHYCLK) & ~S3C_PHYCLK_CLKSEL_MASK; in s3c_usb_otgphy_init()
37 phyclk |= S3C_PHYCLK_CLKSEL_12M; in s3c_usb_otgphy_init()
40 phyclk |= S3C_PHYCLK_CLKSEL_24M; in s3c_usb_otgphy_init()
51 writel(phyclk | S3C_PHYCLK_CLK_FORCE, S3C_PHYCLK); in s3c_usb_otgphy_init()
|
| /linux/drivers/phy/samsung/ |
| H A D | phy-exynos5250-sata.c | 50 struct clk *phyclk; member
196 sata_phy->phyclk = devm_clk_get(dev, "sata_phyctrl"); in exynos_sata_phy_probe()
197 if (IS_ERR(sata_phy->phyclk)) { in exynos_sata_phy_probe()
199 ret = PTR_ERR(sata_phy->phyclk); in exynos_sata_phy_probe()
203 ret = clk_prepare_enable(sata_phy->phyclk); in exynos_sata_phy_probe()
228 clk_disable_unprepare(sata_phy->phyclk); in exynos_sata_phy_probe()
|
| /linux/drivers/net/wireless/ath/ath10k/ |
| H A D | hw.c | 601 u32 phyclk; in ath10k_hw_qca988x_set_coverage_class() local
626 phyclk = MS(phyclk_reg, WAVE1_PHYCLK_USEC) + 1; in ath10k_hw_qca988x_set_coverage_class()
652 if (slottime_reg % phyclk) { in ath10k_hw_qca988x_set_coverage_class()
660 slottime = slottime / phyclk; in ath10k_hw_qca988x_set_coverage_class()
674 slottime += value * 3 * phyclk; in ath10k_hw_qca988x_set_coverage_class()
681 ack_timeout += 3 * value * phyclk; in ath10k_hw_qca988x_set_coverage_class()
687 cts_timeout += 3 * value * phyclk; in ath10k_hw_qca988x_set_coverage_class()
|
| /linux/drivers/phy/rockchip/ |
| H A D | phy-rockchip-inno-hdmi.c | 245 struct clk *phyclk; member
638 ret = clk_prepare_enable(inno->phyclk); in inno_hdmi_phy_power_on()
644 clk_disable_unprepare(inno->phyclk); in inno_hdmi_phy_power_on()
660 clk_disable_unprepare(inno->phyclk); in inno_hdmi_phy_power_off()
1017 inno->phyclk = devm_clk_register(dev, &inno->hw); in inno_hdmi_phy_clk_register()
1018 if (IS_ERR(inno->phyclk)) { in inno_hdmi_phy_clk_register()
1019 ret = PTR_ERR(inno->phyclk); in inno_hdmi_phy_clk_register()
1024 ret = of_clk_add_provider(np, of_clk_src_simple_get, inno->phyclk); in inno_hdmi_phy_clk_register()
|
| /linux/Documentation/devicetree/bindings/net/ |
| H A D | sti-dwmac.txt | 20 - st,ext-phyclk: valid only for RMII where PHY can generate 50MHz clock or
|
| /linux/Documentation/devicetree/bindings/clock/st/ |
| H A D | st,flexgen.txt | 128 "clk-eth-ref-phyclk",
|
| /linux/arch/arm/boot/dts/st/ |
| H A D | stih407-pinctrl.dtsi | 218 phyclk = <&pio2 3 ALT4 OUT NICLK 1250 CLK_B>;
260 phyclk = <&pio2 3 ALT1 OUT NICLK 0 CLK_A>;
281 phyclk = <&pio2 3 ALT1 OUT NICLK 0 CLK_A>;
287 phyclk = <&pio2 3 ALT2 IN NICLK 0 CLK_A>;
|
| /linux/arch/arm/boot/dts/rockchip/ |
| H A D | rk3188.dtsi | 658 clock-names = "phyclk";
666 clock-names = "phyclk";
|
| H A D | rk3066a.dtsi | 715 clock-names = "phyclk";
723 clock-names = "phyclk";
|
| H A D | rk322x.dtsi | 260 clock-names = "phyclk";
287 clock-names = "phyclk";
|
| H A D | rk3288.dtsi | 918 clock-names = "phyclk";
928 clock-names = "phyclk";
938 clock-names = "phyclk";
|
| H A D | rv1108.dtsi | 266 clock-names = "phyclk";
|
| /linux/drivers/net/wireless/broadcom/brcm80211/brcmsmac/ |
| H A D | main.h | 366 bool phyclk; /* phy is out of reset and has clock */ member
|
| H A D | main.c | 755 wlc_hw->phyclk = clk; in brcms_b_core_phy_clk()
|
| /linux/arch/arm64/boot/dts/rockchip/ |
| H A D | rk3588-extra.dtsi | 56 clock-names = "phyclk";
|
| H A D | rk356x.dtsi | 1827 clock-names = "phyclk";
1849 clock-names = "phyclk";
|
| H A D | rk3588-base.dtsi | 632 clock-names = "phyclk";
657 clock-names = "phyclk";
682 clock-names = "phyclk";
|
| H A D | rk3308.dtsi | 204 clock-names = "phyclk";
|
| H A D | px30.dtsi | 877 clock-names = "phyclk";
|
| /linux/arch/arm64/boot/dts/exynos/ |
| H A D | exynos5433.dtsi | 1769 clock-names = "aclk", "susp_clk", "phyclk", "pipe_pclk";
1822 clock-names = "aclk", "susp_clk", "phyclk", "pipe_pclk";
|