Home
last modified time | relevance | path

Searched refs:pci_write_reg (Results 1 – 8 of 8) sorted by relevance

/linux/arch/sh/drivers/pci/
H A Dpci-sh7751.c31 pci_write_reg(chan, word, SH4_PCIBCR1); in __area_sdram_check()
40 pci_write_reg(chan, word, SH4_PCIBCR2); in __area_sdram_check()
99 pci_write_reg(chan, 0, SH4_PCICLKR); in sh7751_pci_init()
102 pci_write_reg(chan, word, SH4_PCIPINT); in sh7751_pci_init()
110 pci_write_reg(chan, word, SH7751_PCICONF1); in sh7751_pci_init()
114 pci_write_reg(chan, word, SH7751_PCICONF2); in sh7751_pci_init()
120 pci_write_reg(chan, word, SH4_PCILSR0); in sh7751_pci_init()
123 pci_write_reg(chan, word, SH4_PCILAR0); in sh7751_pci_init()
124 pci_write_reg(chan, word, SH7751_PCICONF5); in sh7751_pci_init()
131 pci_write_reg(chan, word , SH4_PCIMBR); in sh7751_pci_init()
[all …]
H A Dpcie-sh7786.c191 pci_write_reg(chan, data, SH4A_PCIEPHYDOUTR); in phy_write_reg()
192 pci_write_reg(chan, phyaddr, SH4A_PCIEPHYADRR); in phy_write_reg()
197 pci_write_reg(chan, 0, SH4A_PCIEPHYDOUTR); in phy_write_reg()
198 pci_write_reg(chan, 0, SH4A_PCIEPHYADRR); in phy_write_reg()
295 pci_write_reg(chan, 1, SH4A_PCIESRSTR); in pcie_reset()
296 pci_write_reg(chan, 0, SH4A_PCIETCTLR); in pcie_reset()
297 pci_write_reg(chan, 0, SH4A_PCIESRSTR); in pcie_reset()
298 pci_write_reg(chan, 0, SH4A_PCIETXVC0SR); in pcie_reset()
316 pci_write_reg(chan, PCI_CLASS_BRIDGE_PCI_NORMAL << 8, SH4A_PCIEIDSETR1); in pcie_init()
328 pci_write_reg(chan, data, SH4A_PCIEEXPCAP0); in pcie_init()
[all …]
H A Dfixups-rts7751r2d.c45 pci_write_reg(chan, bcr1, SH4_PCIBCR1); in pci_fixup_pcic()
48 pci_write_reg(chan, 0x0000c3ff, SH4_PCIINTM); in pci_fixup_pcic()
49 pci_write_reg(chan, 0x0000380f, SH4_PCIAINTM); in pci_fixup_pcic()
51 pci_write_reg(chan, 0xfb900047, SH7751_PCICONF1); in pci_fixup_pcic()
52 pci_write_reg(chan, 0xab000001, SH7751_PCICONF4); in pci_fixup_pcic()
56 pci_write_reg(chan, mcr, SH4_PCIMCR); in pci_fixup_pcic()
58 pci_write_reg(chan, 0x0c000000, SH7751_PCICONF5); in pci_fixup_pcic()
59 pci_write_reg(chan, 0xd0000000, SH7751_PCICONF6); in pci_fixup_pcic()
60 pci_write_reg(chan, 0x0c000000, SH4_PCILAR0); in pci_fixup_pcic()
61 pci_write_reg(chan, 0x00000000, SH4_PCILAR1); in pci_fixup_pcic()
H A Dfixups-landisk.c45 pci_write_reg(chan, bcr1, SH4_PCIBCR1); in pci_fixup_pcic()
49 pci_write_reg(chan, mcr, SH4_PCIMCR); in pci_fixup_pcic()
51 pci_write_reg(chan, 0x0c000000, SH7751_PCICONF5); in pci_fixup_pcic()
52 pci_write_reg(chan, 0xd0000000, SH7751_PCICONF6); in pci_fixup_pcic()
53 pci_write_reg(chan, 0x0c000000, SH4_PCILAR0); in pci_fixup_pcic()
54 pci_write_reg(chan, 0x00000000, SH4_PCILAR1); in pci_fixup_pcic()
H A Dops-sh7786.c53 pci_write_reg(chan, *data, PCI_REG(reg)); in sh7786_pcie_config_access()
61 pci_write_reg(chan, pci_read_reg(chan, SH4A_PCIEERRFR), SH4A_PCIEERRFR); in sh7786_pcie_config_access()
64 pci_write_reg(chan, (bus->number << 24) | (dev << 19) | in sh7786_pcie_config_access()
68 pci_write_reg(chan, (1 << 31) | (type << 8), SH4A_PCIEPCTLR); in sh7786_pcie_config_access()
81 pci_write_reg(chan, *data, SH4A_PCIEPDR); in sh7786_pcie_config_access()
84 pci_write_reg(chan, 0, SH4A_PCIEPCTLR); in sh7786_pcie_config_access()
H A Dops-sh4.c34 pci_write_reg(chan, CONFIG_CMD(bus, devfn, where), SH4_PCIPAR); in sh4_pci_read()
69 pci_write_reg(chan, CONFIG_CMD(bus, devfn, where), SH4_PCIPAR); in sh4_pci_write()
91 pci_write_reg(chan, data, SH4_PCIPDR); in sh4_pci_write()
H A Dpci-sh4.h170 static inline void pci_write_reg(struct pci_channel *chan, in pci_write_reg() function
H A Dpcie-sh7786.h566 pci_write_reg(struct pci_channel *chan, unsigned long val, unsigned long reg) in pci_write_reg() function