Searched refs:odf (Results 1 – 5 of 5) sorted by relevance
| /linux/drivers/clk/st/ |
| H A D | clkgen-pll.c | 52 struct clkgen_field odf[C32_MAX_ODFS]; member
83 .odf = { CLKGEN_FIELD(0x2b4, C32_ODF_MASK, 0) },
118 .odf = { CLKGEN_FIELD(0x2dc, C32_ODF_MASK, 0) },
144 .odf = { CLKGEN_FIELD(0x1b0, C32_ODF_MASK, 8) },
170 .odf = { CLKGEN_FIELD(0x1b0, C28_ODF_MASK, 8) },
222 unsigned long odf; member
708 unsigned long pll_flags, int odf, in clkgen_odf_register() argument
724 gate->reg = reg + pll_data->odf_gate[odf].offset; in clkgen_odf_register()
725 gate->bit_idx = pll_data->odf_gate[odf].shift; in clkgen_odf_register()
735 div->reg = reg + pll_data->odf[odf].offset; in clkgen_odf_register()
[all …]
|
| /linux/drivers/gpu/drm/sti/ |
| H A D | sti_hdmi_tx3g4c28phy.c | 48 uint32_t odf; member
79 u32 val, tmdsck, idf, odf, pllctrl = 0; in sti_hdmi_tx3g4c28phy_start() local
89 odf = plldividers[i].odf; in sti_hdmi_tx3g4c28phy_start()
111 pllctrl |= odf << PLL_CFG_ODF_SHIFT; in sti_hdmi_tx3g4c28phy_start()
|
| /linux/drivers/clk/ |
| H A D | clk-stm32h7.c | 1306 int odf; in stm32h7_rcc_init() local
1315 for (odf = 0; odf < 3; odf++) { in stm32h7_rcc_init()
1316 int idx = n * 3 + odf; in stm32h7_rcc_init()
1318 get_cfg_composite_div(&odf_clk_gcfg, &stm32_odf[n][odf], in stm32h7_rcc_init()
1322 stm32_odf[n][odf].name, in stm32h7_rcc_init()
1323 stm32_odf[n][odf].parent_name, in stm32h7_rcc_init()
1324 stm32_odf[n][odf].num_parents, in stm32h7_rcc_init()
1328 stm32_odf[n][odf].flags); in stm32h7_rcc_init()
|
| /linux/Documentation/devicetree/bindings/clock/st/ |
| H A D | st,clkgen-pll.txt | 38 clock-output-names = "clockgen-a9-pll-odf";
|
| /linux/drivers/media/dvb-frontends/ |
| H A D | stv0910.c | 790 u32 odf = 4; in set_mclock() local
793 u32 ndiv = (fphi * odf * idf) / quartz; in set_mclock()
841 write_reg(state, RSTV0910_NCOARSE2, odf); in set_mclock()
845 state->base->mclk = fvco / (2 * odf) * 1000000; in set_mclock()
|