Home
last modified time | relevance | path

Searched refs:num_of_levels (Results 1 – 4 of 4) sorted by relevance

/linux/drivers/gpu/drm/amd/pm/swsmu/smu13/
H A Dsmu_v13_0.c2497 int num_of_levels = pcie_table->num_of_link_levels; in smu_v13_0_update_pcie_parameters() local
2501 if (!num_of_levels) in smu_v13_0_update_pcie_parameters()
2505 if (pcie_table->pcie_gen[num_of_levels - 1] < pcie_gen_cap) in smu_v13_0_update_pcie_parameters()
2506 pcie_gen_cap = pcie_table->pcie_gen[num_of_levels - 1]; in smu_v13_0_update_pcie_parameters()
2508 if (pcie_table->pcie_lane[num_of_levels - 1] < pcie_width_cap) in smu_v13_0_update_pcie_parameters()
2509 pcie_width_cap = pcie_table->pcie_lane[num_of_levels - 1]; in smu_v13_0_update_pcie_parameters()
2512 for (i = 0; i < num_of_levels; i++) { in smu_v13_0_update_pcie_parameters()
2517 for (i = 0; i < num_of_levels; i++) { in smu_v13_0_update_pcie_parameters()
2525 for (i = 0; i < num_of_levels; i++) { in smu_v13_0_update_pcie_parameters()
/linux/drivers/gpu/drm/amd/pm/swsmu/smu14/
H A Dsmu_v14_0_2_ppt.c1468 int num_of_levels = pcie_table->num_of_link_levels; in smu_v14_0_2_update_pcie_parameters() local
1472 if (!num_of_levels) in smu_v14_0_2_update_pcie_parameters()
1476 if (pcie_table->pcie_gen[num_of_levels - 1] < pcie_gen_cap) in smu_v14_0_2_update_pcie_parameters()
1477 pcie_gen_cap = pcie_table->pcie_gen[num_of_levels - 1]; in smu_v14_0_2_update_pcie_parameters()
1479 if (pcie_table->pcie_lane[num_of_levels - 1] < pcie_width_cap) in smu_v14_0_2_update_pcie_parameters()
1480 pcie_width_cap = pcie_table->pcie_lane[num_of_levels - 1]; in smu_v14_0_2_update_pcie_parameters()
1483 for (i = 0; i < num_of_levels; i++) { in smu_v14_0_2_update_pcie_parameters()
1488 for (i = 0; i < num_of_levels; i++) { in smu_v14_0_2_update_pcie_parameters()
1496 for (i = 0; i < num_of_levels; i++) { in smu_v14_0_2_update_pcie_parameters()
/linux/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dvega12_hwmgr.c579 PPCLK_e clk_id, uint32_t *num_of_levels) in vega12_get_number_of_dpm_level() argument
586 num_of_levels); in vega12_get_number_of_dpm_level()
614 uint32_t i, num_of_levels, clk; in vega12_setup_single_dpm_table() local
616 ret = vega12_get_number_of_dpm_level(hwmgr, clk_id, &num_of_levels); in vega12_setup_single_dpm_table()
621 dpm_table->count = num_of_levels; in vega12_setup_single_dpm_table()
623 for (i = 0; i < num_of_levels; i++) { in vega12_setup_single_dpm_table()
H A Dvega20_hwmgr.c537 PPCLK_e clk_id, uint32_t *num_of_levels) in vega20_get_number_of_dpm_level() argument
544 num_of_levels); in vega20_get_number_of_dpm_level()
572 uint32_t i, num_of_levels, clk; in vega20_setup_single_dpm_table() local
574 ret = vega20_get_number_of_dpm_level(hwmgr, clk_id, &num_of_levels); in vega20_setup_single_dpm_table()
579 dpm_table->count = num_of_levels; in vega20_setup_single_dpm_table()
581 for (i = 0; i < num_of_levels; i++) { in vega20_setup_single_dpm_table()