Home
last modified time | relevance | path

Searched refs:nr_pll_clks (Results 1 – 15 of 15) sorted by relevance

/linux/drivers/clk/samsung/
H A Dclk-exynosautov920.c994 .nr_pll_clks = ARRAY_SIZE(top_pll_clks),
1124 .nr_pll_clks = ARRAY_SIZE(cpucl0_pll_clks),
1226 .nr_pll_clks = ARRAY_SIZE(cpucl1_pll_clks),
1328 .nr_pll_clks = ARRAY_SIZE(cpucl2_pll_clks),
1816 .nr_pll_clks = ARRAY_SIZE(hsi2_pll_clks),
1984 .nr_pll_clks = ARRAY_SIZE(g3d_pll_clks),
H A Dclk-exynos7870.c725 .nr_pll_clks = ARRAY_SIZE(mif_pll_clks),
1003 .nr_pll_clks = ARRAY_SIZE(dispaud_pll_clks),
1128 .nr_pll_clks = ARRAY_SIZE(fsys_pll_clks),
1240 .nr_pll_clks = ARRAY_SIZE(g3d_pll_clks),
1427 .nr_pll_clks = ARRAY_SIZE(isp_pll_clks),
H A Dclk-artpec8.c365 .nr_pll_clks = ARRAY_SIZE(cmu_cmu_pll_clks),
543 .nr_pll_clks = ARRAY_SIZE(cmu_cpucl_pll_clks),
775 .nr_pll_clks = ARRAY_SIZE(cmu_fsys_pll_clks),
H A Dclk-exynos850.c564 .nr_pll_clks = ARRAY_SIZE(top_pll_clks),
991 .nr_pll_clks = ARRAY_SIZE(aud_pll_clks),
1296 .nr_pll_clks = ARRAY_SIZE(cpucl0_pll_clks),
1451 .nr_pll_clks = ARRAY_SIZE(cpucl1_pll_clks),
1559 .nr_pll_clks = ARRAY_SIZE(g3d_pll_clks),
H A Dclk-exynos7885.c344 .nr_pll_clks = ARRAY_SIZE(top_pll_clks),
799 .nr_pll_clks = ARRAY_SIZE(fsys_pll_clks),
H A Dclk.h366 unsigned int nr_pll_clks; member
H A Dclk-fsd.c304 .nr_pll_clks = ARRAY_SIZE(cmu_pll_clks),
1542 .nr_pll_clks = ARRAY_SIZE(mfc_pll_clks),
1746 .nr_pll_clks = ARRAY_SIZE(cam_csi_pll_clks),
H A Dclk-exynos3250.c801 .nr_pll_clks = ARRAY_SIZE(exynos3250_plls),
923 .nr_pll_clks = ARRAY_SIZE(exynos3250_dmc_plls),
H A Dclk-exynos5433.c810 .nr_pll_clks = ARRAY_SIZE(top_pll_clks),
893 .nr_pll_clks = ARRAY_SIZE(cpif_pll_clks),
1545 .nr_pll_clks = ARRAY_SIZE(mif_pll_clks),
2899 .nr_pll_clks = ARRAY_SIZE(disp_pll_clks),
3356 .nr_pll_clks = ARRAY_SIZE(g3d_pll_clks),
3706 .nr_pll_clks = ARRAY_SIZE(apollo_pll_clks),
3950 .nr_pll_clks = ARRAY_SIZE(atlas_pll_clks),
H A Dclk-exynosautov9.c946 .nr_pll_clks = ARRAY_SIZE(top_pll_clks),
1512 .nr_pll_clks = ARRAY_SIZE(fsys1_pll_clks),
H A Dclk.c473 samsung_clk_register_pll(ctx, cmu->pll_clks, cmu->nr_pll_clks); in samsung_cmu_register_clocks()
H A Dclk-gs101.c1428 .nr_pll_clks = ARRAY_SIZE(top_pll_clks),
2663 .nr_pll_clks = ARRAY_SIZE(hsi0_pll_clks),
H A Dclk-exynos990.c1161 .nr_pll_clks = ARRAY_SIZE(top_pll_clks),
H A Dclk-exynos8895.c1289 .nr_pll_clks = ARRAY_SIZE(top_pll_clks),
H A Dclk-exynos2200.c1918 .nr_pll_clks = ARRAY_SIZE(top_pll_clks),