Home
last modified time | relevance | path

Searched refs:mux_reg (Results 1 – 25 of 30) sorted by relevance

12

/linux/arch/arm/mach-omap1/
H A Dmux.h28 .mux_reg = FUNC_MUX_CTRL_##reg, \
42 .mux_reg = OMAP7XX_IO_CONF_##reg, \
53 #define MUX_REG(reg, mode_offset, mode) .mux_reg = FUNC_MUX_CTRL_##reg, \
65 .mux_reg = OMAP7XX_IO_CONF_##reg, \
75 #define MUX_CFG(desc, mux_reg, mode_offset, mode, \ argument
81 MUX_REG(mux_reg, mode_offset, mode) \
94 #define MUX_CFG_7XX(desc, mux_reg, mode_offset, mode, \ argument
99 MUX_REG_7XX(mux_reg, mode_offset, mode) \
100 PULL_REG_7XX(mux_reg, pull_bit, pull_status) \
106 const unsigned int mux_reg; member
H A Dmux.c295 if (cfg->mux_reg) { in omap1_cfg_reg()
299 reg_orig = omap_readl(cfg->mux_reg); in omap1_cfg_reg()
312 omap_writel(reg, cfg->mux_reg); in omap1_cfg_reg()
371 cfg->mux_reg_name, cfg->mux_reg, reg_orig, reg); in omap1_cfg_reg()
/linux/drivers/clk/samsung/
H A Dclk-cpu.c143 static void wait_until_mux_stable(void __iomem *mux_reg, u32 mux_pos, in wait_until_mux_stable() argument
149 if (((readl(mux_reg) >> mux_pos) & mask) == mux_value) in wait_until_mux_stable()
153 if (((readl(mux_reg) >> mux_pos) & mask) == mux_value) in wait_until_mux_stable()
203 unsigned long div0, div1 = 0, mux_reg; in exynos_cpuclk_pre_rate_change() local
256 mux_reg = readl(base + regs->mux_sel); in exynos_cpuclk_pre_rate_change()
257 writel(mux_reg | (1 << 16), base + regs->mux_sel); in exynos_cpuclk_pre_rate_change()
282 unsigned long mux_reg; in exynos_cpuclk_post_rate_change() local
297 mux_reg = readl(base + regs->mux_sel); in exynos_cpuclk_post_rate_change()
298 writel(mux_reg & ~(1 << 16), base + regs->mux_sel); in exynos_cpuclk_post_rate_change()
330 unsigned long div0, div1 = 0, mux_reg; in exynos5433_cpuclk_pre_rate_change() local
[all …]
/linux/drivers/pinctrl/tegra/
H A Dpinctrl-tegra.c260 if (WARN_ON(g->mux_reg < 0)) in tegra_pinctrl_set_mux()
270 val = pmx_readl(pmx, g->mux_bank, g->mux_reg); in tegra_pinctrl_set_mux()
273 pmx_writel(pmx, val, g->mux_bank, g->mux_reg); in tegra_pinctrl_set_mux()
316 if (group->mux_reg < 0 || group->sfsel_bit < 0) in tegra_pinctrl_gpio_request_enable()
319 value = pmx_readl(pmx, group->mux_bank, group->mux_reg); in tegra_pinctrl_gpio_request_enable()
321 pmx_writel(pmx, value, group->mux_bank, group->mux_reg); in tegra_pinctrl_gpio_request_enable()
342 if (group->mux_reg < 0 || group->sfsel_bit < 0) in tegra_pinctrl_gpio_disable_free()
345 value = pmx_readl(pmx, group->mux_bank, group->mux_reg); in tegra_pinctrl_gpio_disable_free()
347 pmx_writel(pmx, value, group->mux_bank, group->mux_reg); in tegra_pinctrl_gpio_disable_free()
380 *reg = g->mux_reg; in tegra_pinconf_reg()
[all …]
H A Dpinctrl-tegra.h144 s32 mux_reg; member
H A Dpinctrl-tegra20.c1980 .mux_reg = ((mux_r) - PIN_MUX_CTL_REG_A), \
2004 .mux_reg = -1, \
2020 .mux_reg = -1, \
H A Dpinctrl-tegra124.c1727 .mux_reg = PINGROUP_REG(r), \
1752 .mux_reg = -1, \
1788 .mux_reg = MIPI_PAD_CTRL_PINGROUP_REG_Y(r), \
/linux/drivers/clk/qcom/
H A Dlpass-gfm-sm8250.c29 unsigned int mux_reg; member
70 .mux_reg = 0x20000,
90 .mux_reg = 0x20000,
110 .mux_reg = 0x220d8,
130 .mux_reg = 0x220d8,
150 .mux_reg = 0x240d8,
170 .mux_reg = 0x240d8,
275 gfm->gfm_mux = gfm->gfm_mux + data->gfm_clks[i]->mux_reg; in lpass_gfm_clk_driver_probe()
/linux/drivers/pinctrl/freescale/
H A Dpinctrl-imx.c176 if (pin_reg->mux_reg == -1) { in imx_pmx_set_one_pin_mmio()
185 reg = readl(ipctl->base + pin_reg->mux_reg); in imx_pmx_set_one_pin_mmio()
188 writel(reg, ipctl->base + pin_reg->mux_reg); in imx_pmx_set_one_pin_mmio()
190 pin_reg->mux_reg, reg); in imx_pmx_set_one_pin_mmio()
192 writel(pin_mmio->mux_mode, ipctl->base + pin_reg->mux_reg); in imx_pmx_set_one_pin_mmio()
194 pin_reg->mux_reg, pin_mmio->mux_mode); in imx_pmx_set_one_pin_mmio()
469 u32 mux_reg, conf_reg; in imx_pinctrl_parse_pin_mmio() local
472 mux_reg = be32_to_cpu(*list++); in imx_pinctrl_parse_pin_mmio()
474 if (!(info->flags & ZERO_OFFSET_VALID) && !mux_reg) in imx_pinctrl_parse_pin_mmio()
475 mux_reg = -1; in imx_pinctrl_parse_pin_mmio()
[all …]
H A Dpinctrl-imx7ulp.c270 if (pin_reg->mux_reg == -1) in imx7ulp_pmx_gpio_set_direction()
273 reg = readl(ipctl->base + pin_reg->mux_reg); in imx7ulp_pmx_gpio_set_direction()
278 writel(reg, ipctl->base + pin_reg->mux_reg); in imx7ulp_pmx_gpio_set_direction()
H A Dpinctrl-vf610.c302 if (pin_reg->mux_reg == -1) in vf610_pmx_gpio_set_direction()
306 reg = readl(ipctl->base + pin_reg->mux_reg); in vf610_pmx_gpio_set_direction()
311 writel(reg, ipctl->base + pin_reg->mux_reg); in vf610_pmx_gpio_set_direction()
H A Dpinctrl-imx-scmi.c65 int mux_reg, conf_reg, input_reg, mux_val, conf_val, input_val; in pinctrl_scmi_imx_dt_node_to_map() local
107 mux_reg = be32_to_cpu(*list++); in pinctrl_scmi_imx_dt_node_to_map()
116 pin_id = mux_reg / 4; in pinctrl_scmi_imx_dt_node_to_map()
H A Dpinctrl-imx.h65 s16 mux_reg; member
/linux/arch/arm/mach-davinci/
H A Dmux.c68 reg_orig = __raw_readl(pinmux_base + cfg->mux_reg); in davinci_cfg_reg()
80 __raw_writel(reg, pinmux_base + cfg->mux_reg); in davinci_cfg_reg()
94 cfg->mux_reg_name, cfg->mux_reg, reg_orig, reg); in davinci_cfg_reg()
H A Dmux.h17 const unsigned char mux_reg; member
668 .mux_reg = PINMUX(muxreg), \
679 .mux_reg = INTMUX, \
690 .mux_reg = EVTMUX, \
/linux/drivers/clk/mediatek/
H A Dclk-mtk.h96 uint32_t mux_reg; member
116 .mux_reg = _reg, \
152 .mux_reg = _reg, \
H A Dclk-cpumux.c79 cpumux->reg = mux->mux_reg; in mtk_clk_register_cpumux()
H A Dclk-mtk.c237 mux->reg = base + mc->mux_reg; in mtk_clk_register_composite()
/linux/drivers/clk/microchip/
H A Dclk-core.c763 void __iomem *mux_reg; member
824 v = (readl(sclk->mux_reg) >> OSC_CUR_SHIFT) & OSC_CUR_MASK; in sclk_get_parent()
848 v = readl(sclk->mux_reg); in sclk_set_parent()
854 writel(v, sclk->mux_reg); in sclk_set_parent()
857 writel(OSC_SWEN, PIC32_SET(sclk->mux_reg)); in sclk_set_parent()
875 cosc = (readl(sclk->mux_reg) >> OSC_CUR_SHIFT) & OSC_CUR_MASK; in sclk_set_parent()
939 sclk->mux_reg = data->mux_reg + core->iobase; in pic32_sys_clk_register()
H A Dclk-core.h29 const u32 mux_reg; member
/linux/drivers/pinctrl/
H A Dpinctrl-pistachio.c89 int mux_reg; member
644 .mux_reg = -1, \
658 .mux_reg = -1, \
672 .mux_reg = _reg, \
954 if (pg->mux_reg > 0) { in pistachio_pinmux_enable()
965 val = pctl_readl(pctl, pg->mux_reg); in pistachio_pinmux_enable()
968 pctl_writel(pctl, val, pg->mux_reg); in pistachio_pinmux_enable()
/linux/drivers/clk/
H A Dclk-k210.c38 u8 mux_reg; member
60 .mux_reg = (_reg), \
721 reg = readl(ksc->regs + cfg->mux_reg); in k210_clk_set_parent()
726 writel(reg, ksc->regs + cfg->mux_reg); in k210_clk_set_parent()
741 reg = readl(ksc->regs + cfg->mux_reg); in k210_clk_get_parent()
H A Dclk-bm1880.c115 u32 mux_reg; member
169 .mux_reg = _mux_reg, \
773 mux->reg = sys_base + clks->mux_reg; in bm1880_clk_register_composite()
/linux/Documentation/devicetree/bindings/pinctrl/
H A Dfsl,imx-pinctrl.txt26 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg mux_val
/linux/drivers/clk/stm32/
H A Dclk-stm32mp1.c901 void __iomem *mux_reg, in clk_register_pll() argument
921 element->mux.reg = mux_reg; in clk_register_pll()
925 element->mux.reg = mux_reg; in clk_register_pll()

12