Home
last modified time | relevance | path

Searched refs:mul_mask (Results 1 – 8 of 8) sorted by relevance

/linux/drivers/clk/at91/
H A Dclk-pll.c21 (layout)->mul_mask)
23 #define PLL_MUL_MASK(layout) ((layout)->mul_mask)
90 ((pll->mul & layout->mul_mask) << layout->mul_shift)); in clk_pll_prepare()
360 .mul_mask = 0x7FF,
366 .mul_mask = 0xFF,
372 .mul_mask = 0x3F,
378 .mul_mask = 0x7F,
H A Dsam9x7.c143 .mul_mask = GENMASK(31, 24),
152 .mul_mask = GENMASK(31, 24),
H A Dclk-sam9x60-pll.c99 cmul = (val & core->layout->mul_mask) >> core->layout->mul_shift; in sam9x60_frac_pll_set()
268 cmul = (val & core->layout->mul_mask) >> core->layout->mul_shift; in sam9x60_frac_pll_set_rate_chg()
H A Dpmc.h59 u32 mul_mask; member
H A Dsam9x60.c54 .mul_mask = GENMASK(31, 24),
H A Dsama7g5.c69 .mul_mask = GENMASK(31, 24),
/linux/drivers/clk/actions/
H A Dowl-pll.c28 return mul & mul_mask(pll_hw); in owl_pll_calculate_mul()
93 val &= mul_mask(pll_hw); in owl_pll_recalc_rate()
105 val &= mul_mask(pll_hw); in owl_pll_recalc_rate()
177 reg &= ~mul_mask(pll_hw); in owl_pll_set_rate()
H A Dowl-pll.h99 #define mul_mask(m) ((1 << ((m)->width)) - 1) macro