Home
last modified time | relevance | path

Searched refs:mt76_wr (Results 1 – 25 of 43) sorted by relevance

12

/linux/drivers/net/wireless/mediatek/mt76/
H A Dmt792x_dma.c17 mt76_wr(dev, dev->irq_map->host_irq_enable, 0); in mt792x_irq_handler()
34 mt76_wr(dev, irq_map->host_irq_enable, 0); in mt792x_irq_tasklet()
38 mt76_wr(dev, MT_WFDMA0_HOST_INT_STA, intr); in mt792x_irq_tasklet()
51 mt76_wr(dev, MT_MCU_CMD, intr_sw); in mt792x_irq_tasklet()
107 mt76_wr(dev, MT_WFDMA0_TX_RING0_EXT_CTRL, 0x4); in mt792x_dma_alloc_queues()
160 mt76_wr(dev, MT_WFDMA0_RX_RING0_EXT_CTRL, PREFETCH(0x0000, 0x4)); in mt7925_dma_prefetch_setup()
161 mt76_wr(dev, MT_WFDMA0_RX_RING1_EXT_CTRL, PREFETCH(0x0040, 0x4)); in mt7925_dma_prefetch_setup()
162 mt76_wr(dev, MT_WFDMA0_RX_RING2_EXT_CTRL, PREFETCH(0x0080, 0x4)); in mt7925_dma_prefetch_setup()
163 mt76_wr(dev, MT_WFDMA0_RX_RING3_EXT_CTRL, PREFETCH(0x00c0, 0x4)); in mt7925_dma_prefetch_setup()
166 mt76_wr(dev, MT_WFDMA0_TX_RING0_EXT_CTRL, PREFETCH(0x0100, 0x10)); in mt7925_dma_prefetch_setup()
[all …]
H A Dmt792x_usb.c300 mt76_wr(dev, MT_DMASHDL_GROUP_QUOTA(i), in mt792xu_wfdma_init()
304 mt76_wr(dev, MT_DMASHDL_GROUP_QUOTA(i), in mt792xu_wfdma_init()
307 mt76_wr(dev, MT_DMASHDL_Q_MAP(0), 0x32013201); in mt792xu_wfdma_init()
308 mt76_wr(dev, MT_DMASHDL_Q_MAP(1), 0x32013201); in mt792xu_wfdma_init()
309 mt76_wr(dev, MT_DMASHDL_Q_MAP(2), 0x55555444); in mt792xu_wfdma_init()
310 mt76_wr(dev, MT_DMASHDL_Q_MAP(3), 0x55555444); in mt792xu_wfdma_init()
312 mt76_wr(dev, MT_DMASHDL_SCHED_SET(0), 0x76540132); in mt792xu_wfdma_init()
313 mt76_wr(dev, MT_DMASHDL_SCHED_SET(1), 0xFEDCBA98); in mt792xu_wfdma_init()
H A Dmt76x02_mac.c72 mt76_wr(dev, MT_SKEY_MODE(vif_idx), val); in mt76x02_mac_shared_key_setup()
157 mt76_wr(dev, MT_WCID_ATTR(idx), attr); in mt76x02_mac_wcid_setup()
176 mt76_wr(dev, MT_WCID_DROP(idx), (val & ~bit) | (bit * drop)); in mt76x02_mac_wcid_set_drop()
741 mt76_wr(dev, MT_MAC_ADDR_DW0, get_unaligned_le32(dev->mphy.macaddr)); in mt76x02_mac_setaddr()
742 mt76_wr(dev, MT_MAC_ADDR_DW1, in mt76x02_mac_setaddr()
746 mt76_wr(dev, MT_MAC_BSSID_DW0, in mt76x02_mac_setaddr()
748 mt76_wr(dev, MT_MAC_BSSID_DW1, in mt76x02_mac_setaddr()
1023 mt76_wr(dev, MT_CCK_PROT_CFG + i * 4, prot[i]); in mt76x02_mac_set_tx_protection()
1026 mt76_wr(dev, MT_TX_PROT_CFG6 + i * 4, vht_prot[i]); in mt76x02_mac_set_tx_protection()
1063 mt76_wr(dev, MT_MAC_SYS_CTRL, 0); in mt76x02_check_mac_err()
[all …]
/linux/drivers/net/wireless/mediatek/mt76/mt7615/
H A Dusb_sdio.c87 mt76_wr(dev, MT_WTBL_RIUCR0, w5); in mt7663_usb_sdio_set_rates()
89 mt76_wr(dev, MT_WTBL_RIUCR1, in mt7663_usb_sdio_set_rates()
94 mt76_wr(dev, MT_WTBL_RIUCR2, in mt7663_usb_sdio_set_rates()
100 mt76_wr(dev, MT_WTBL_RIUCR3, in mt7663_usb_sdio_set_rates()
105 mt76_wr(dev, MT_WTBL_UPDATE, in mt7663_usb_sdio_set_rates()
110 mt76_wr(dev, addr + 27 * 4, w27); in mt7663_usb_sdio_set_rates()
239 mt76_wr(dev, MT_DMA_SHDL(MT_DMASHDL_REFILL), 0xffe00006); in mt7663u_dma_sched_init()
243 mt76_wr(dev, MT_DMA_SHDL(MT_DMASHDL_GROUP_QUOTA(i)), in mt7663u_dma_sched_init()
247 mt76_wr(dev, MT_DMA_SHDL(MT_DMASHDL_Q_MAP(0)), 0x42104210); in mt7663u_dma_sched_init()
248 mt76_wr(dev, MT_DMA_SHDL(MT_DMASHDL_Q_MAP(1)), 0x42104210); in mt7663u_dma_sched_init()
[all …]
H A Dmain.c452 mt76_wr(dev, MT_WF_RFCR(band), phy->rxfilter); in mt7615_config()
531 mt76_wr(dev, MT_WF_RFCR(band), phy->rxfilter); in mt7615_configure_filter()
553 mt76_wr(dev, MT7663_WF_PHY_GID_TAB_VLD(band, i), mu[i]); in mt7615_update_mu_group()
555 mt76_wr(dev, MT_WF_PHY_GID_TAB_VLD(band, i), mu[i]); in mt7615_update_mu_group()
561 mt76_wr(dev, MT7663_WF_PHY_GID_TAB_POS(band, i), mu[i]); in mt7615_update_mu_group()
563 mt76_wr(dev, MT_WF_PHY_GID_TAB_POS(band, i), mu[i]); in mt7615_update_mu_group()
942 mt76_wr(dev, MT_LPON_UTTR0, tsf.t32[0]); in mt7615_set_tsf()
943 mt76_wr(dev, MT_LPON_UTTR1, tsf.t32[1]); in mt7615_set_tsf()
968 mt76_wr(dev, MT_LPON_UTTR0, tsf.t32[0]); in mt7615_offset_tsf()
969 mt76_wr(dev, MT_LPON_UTTR1, tsf.t32[1]); in mt7615_offset_tsf()
/linux/drivers/net/wireless/mediatek/mt76/mt7603/
H A Dbeacon.c55 mt76_wr(dev, MT_DMA_FQCR0, val | in mt7603_update_beacon_iter()
63 mt76_wr(dev, MT_DMA_FQCR0, val | in mt7603_update_beacon_iter()
119 mt76_wr(dev, MT_WF_ARB_CAB_FLUSH, GENMASK(30, 16) | BIT(0)); in mt7603_pre_tbtt_tasklet()
173 mt76_wr(dev, MT_WF_ARB_CAB_COUNT_B0_REG(i), in mt7603_pre_tbtt_tasklet()
176 mt76_wr(dev, MT_WF_ARB_CAB_START, in mt7603_pre_tbtt_tasklet()
196 mt76_wr(dev, MT_HW_INT_MASK(3), 0); in mt7603_beacon_set_timer()
202 mt76_wr(dev, MT_TBTT, in mt7603_beacon_set_timer()
205 mt76_wr(dev, MT_TBTT_TIMER_CFG, 0x99); /* start timer */ in mt7603_beacon_set_timer()
212 mt76_wr(dev, MT_PRE_TBTT, pre_tbtt); in mt7603_beacon_set_timer()
H A Dmain.c53 mt76_wr(dev, MT_MAC_ADDR0(mvif->idx), in mt7603_add_interface()
55 mt76_wr(dev, MT_MAC_ADDR1(mvif->idx), in mt7603_add_interface()
60 mt76_wr(dev, MT_BSSID0(mvif->idx), in mt7603_add_interface()
62 mt76_wr(dev, MT_BSSID1(mvif->idx), in mt7603_add_interface()
94 mt76_wr(dev, MT_MAC_ADDR0(mvif->idx), 0); in mt7603_remove_interface()
95 mt76_wr(dev, MT_MAC_ADDR1(mvif->idx), 0); in mt7603_remove_interface()
96 mt76_wr(dev, MT_BSSID0(mvif->idx), 0); in mt7603_remove_interface()
97 mt76_wr(dev, MT_BSSID1(mvif->idx), 0); in mt7603_remove_interface()
171 mt76_wr(dev, MT_WF_RMAC_CH_FREQ, idx); in mt7603_set_channel()
236 mt76_wr(dev, MT_WF_RFCR, dev->rxfilter); in mt7603_config()
[all …]
H A Dmac.c67 mt76_wr(dev, MT_TIMEOUT_CCK, cck + reg_offset); in mt7603_mac_set_timing()
68 mt76_wr(dev, MT_TIMEOUT_OFDM, ofdm + reg_offset); in mt7603_mac_set_timing()
69 mt76_wr(dev, MT_IFS, in mt7603_mac_set_timing()
154 mt76_wr(dev, addr + i, 0); in mt7603_wtbl_init()
160 mt76_wr(dev, addr + i, 0); in mt7603_wtbl_init()
164 mt76_wr(dev, addr + i, 0); in mt7603_wtbl_init()
178 mt76_wr(dev, addr + 3 * 4, val); in mt7603_wtbl_set_skip_tx()
196 mt76_wr(dev, MT_TX_ABORT, MT_TX_ABORT_EN | in mt7603_filter_tx()
205 mt76_wr(dev, MT_WF_ARB_TX_FLUSH_0, flush_mask); in mt7603_filter_tx()
207 mt76_wr(dev, MT_WF_ARB_TX_START_0, flush_mask); in mt7603_filter_tx()
[all …]
/linux/drivers/net/wireless/mediatek/mt76/mt7925/
H A Dpci.c418 mt76_wr(dev, MT_DMASHDL_LITE_MAIN_CONTROL, MT_DMASHDL_LITE_MAIN_CONTROL_SW_RST); in mt7928_dma_shdl_lite_init()
420 mt76_wr(dev, MT_DMASHDL_LITE_PAGE_SIZE, in mt7928_dma_shdl_lite_init()
424 mt76_wr(dev, MT_DMASHDL_LITE_PKT_MAX_SIZE, in mt7928_dma_shdl_lite_init()
428 mt76_wr(dev, MT_DMASHDL_LITE_GROUP_SN_CHK0, 0xffffffff); in mt7928_dma_shdl_lite_init()
429 mt76_wr(dev, MT_DMASHDL_LITE_GROUP_SN_CHK1, 0xffffffff); in mt7928_dma_shdl_lite_init()
430 mt76_wr(dev, MT_DMASHDL_LITE_GROUP_UDF_CHK0, 0xffffffff); in mt7928_dma_shdl_lite_init()
431 mt76_wr(dev, MT_DMASHDL_LITE_GROUP_UDF_CHK1, 0xffffffff); in mt7928_dma_shdl_lite_init()
436 mt76_wr(dev, addr, q2group[idx]); in mt7928_dma_shdl_lite_init()
438 mt76_wr(dev, MT_DMASHDL_LITE_GROUP_DISABLE0, 0xffff7fc0); in mt7928_dma_shdl_lite_init()
439 mt76_wr(dev, MT_DMASHDL_LITE_GROUP_DISABLE1, 0xffffffff); in mt7928_dma_shdl_lite_init()
[all …]
H A Dpci_mac.c80 mt76_wr(dev, dev->irq_map->host_irq_enable, 0); in mt7925e_mac_reset()
81 mt76_wr(dev, dev->pcie_reg->imask, 0x0); in mt7925e_mac_reset()
120 mt76_wr(dev, dev->irq_map->host_irq_enable, in mt7925e_mac_reset()
124 mt76_wr(dev, dev->pcie_reg->imask, 0xff); in mt7925e_mac_reset()
H A Dmac.h24 mt76_wr(dev, wdu_cr, in mt7925_mac_wtbl_lmac_addr()
/linux/drivers/net/wireless/mediatek/mt76/mt76x0/
H A Dinit.c33 mt76_wr(dev, MT_WLAN_FUN_CTRL, val); in mt76x0_set_wlan_state()
57 mt76_wr(dev, MT_WLAN_FUN_CTRL, val); in mt76x0_chip_onoff()
65 mt76_wr(dev, MT_WLAN_FUN_CTRL, val); in mt76x0_chip_onoff()
74 mt76_wr(dev, MT_MAC_SYS_CTRL, in mt76x0_reset_csr_bbp()
102 mt76_wr(dev, pair->reg, pair->value); in mt76x0_init_bbp()
/linux/drivers/net/wireless/mediatek/mt76/mt7921/
H A Dpci_mac.c64 mt76_wr(dev, dev->irq_map->host_irq_enable, 0); in mt7921e_mac_reset()
65 mt76_wr(dev, MT_PCIE_MAC_INT_ENABLE, 0x0); in mt7921e_mac_reset()
97 mt76_wr(dev, dev->irq_map->host_irq_enable, in mt7921e_mac_reset()
101 mt76_wr(dev, MT_PCIE_MAC_INT_ENABLE, 0xff); in mt7921e_mac_reset()
H A Dpci.c209 mt76_wr(dev, MT_WFDMA0_TX_RING0_EXT_CTRL, 0x4); in mt7921_dma_init()
421 mt76_wr(dev, irq_map.host_irq_enable, 0); in mt7921_pci_probe()
423 mt76_wr(dev, MT_PCIE_MAC_INT_ENABLE, 0xff); in mt7921_pci_probe()
520 mt76_wr(dev, dev->irq_map->host_irq_enable, 0); in mt7921_pci_suspend()
521 mt76_wr(dev, MT_PCIE_MAC_INT_ENABLE, 0x0); in mt7921_pci_suspend()
566 mt76_wr(dev, MT_PCIE_MAC_INT_ENABLE, 0xff); in mt7921_pci_resume()
/linux/drivers/net/wireless/mediatek/mt76/mt7915/
H A Dpci.c163 mt76_wr(dev, MT_PCIE_MAC_INT_ENABLE, 0xff); in mt7915_pci_probe()
168 mt76_wr(dev, MT_INT1_MASK_CSR, 0); in mt7915_pci_probe()
171 mt76_wr(dev, MT_PCIE1_MAC_INT_ENABLE, 0xff); in mt7915_pci_probe()
173 mt76_wr(dev, MT_PCIE1_MAC_INT_ENABLE_MT7916, 0xff); in mt7915_pci_probe()
H A Dmmio.c810 mt76_wr(dev, MT_INT_MASK_CSR, mdev->mmio.irqmask); in mt7915_dual_hif_set_irq_mask()
811 mt76_wr(dev, MT_INT1_MASK_CSR, mdev->mmio.irqmask); in mt7915_dual_hif_set_irq_mask()
835 mt76_wr(dev, MT_INT1_MASK_CSR, 0); in mt7915_irq_tasklet()
838 mt76_wr(dev, MT_INT_MASK_CSR, 0); in mt7915_irq_tasklet()
840 mt76_wr(dev, MT_INT1_MASK_CSR, 0); in mt7915_irq_tasklet()
844 mt76_wr(dev, MT_INT_SOURCE_CSR, intr); in mt7915_irq_tasklet()
850 mt76_wr(dev, MT_INT1_SOURCE_CSR, intr1); in mt7915_irq_tasklet()
888 mt76_wr(dev, MT_MCU_CMD, val); in mt7915_irq_tasklet()
904 mt76_wr(dev, MT_INT_MASK_CSR, 0); in mt7915_irq_handler()
907 mt76_wr(dev, MT_INT1_MASK_CSR, 0); in mt7915_irq_handler()
H A Dinit.c268 mt76_wr(dev, MT_LED_STATUS_0(mphy->band_idx), val); in mt7915_led_set_config()
269 mt76_wr(dev, MT_LED_STATUS_1(mphy->band_idx), val); in mt7915_led_set_config()
272 mt76_wr(dev, MT_LED_EN(mphy->band_idx), 1); in mt7915_led_set_config()
281 mt76_wr(dev, MT_LED_CTRL(mphy->band_idx), val); in mt7915_led_set_config()
546 mt76_wr(dev, MT_WF_RMAC_RSVD0(band), MT_WF_RMAC_RSVD0_EIFS_CLR); in mt7915_mac_init_band()
785 mt76_wr(dev, MT_MCU_WFDMA0_DUMMY_CR, MT_MCU_DUMMY_RANDOM); in mt7915_wfsys_reset()
789 mt76_wr(dev, MT_TOP_PWR_CTRL, val); in mt7915_wfsys_reset()
793 mt76_wr(dev, MT_TOP_PWR_CTRL, val); in mt7915_wfsys_reset()
797 mt76_wr(dev, MT_TOP_PWR_CTRL, val); in mt7915_wfsys_reset()
802 mt76_wr(dev, MT_TOP_PWR_CTRL, val); in mt7915_wfsys_reset()
[all …]
H A Dsoc.c53 mt76_wr(dev, MT_TOP_SPI_ADDR_CR(adie), in mt76_wmac_spi_read()
55 mt76_wr(dev, MT_TOP_SPI_WRITE_DATA_CR(adie), 0); in mt76_wmac_spi_read()
80 mt76_wr(dev, MT_TOP_SPI_ADDR_CR(adie), in mt76_wmac_spi_write()
82 mt76_wr(dev, MT_TOP_SPI_WRITE_DATA_CR(adie), val); in mt76_wmac_spi_write()
160 mt76_wr(dev, MT_SEMA_RFSPI_RELEASE, 1); in mt76_wmac_spi_unlock()
316 mt76_wr(dev, MT_INFRA_BUS_EMI_START, res.start); in mt798x_wmac_coninfra_setup()
317 mt76_wr(dev, MT_INFRA_BUS_EMI_END, resource_size(&res)); in mt798x_wmac_coninfra_setup()
322 mt76_wr(dev, MT_TOP_RGU_SYSRAM_PDN, 0); in mt798x_wmac_coninfra_setup()
323 mt76_wr(dev, MT_TOP_RGU_SYSRAM_SLP, 1); in mt798x_wmac_coninfra_setup()
938 mt76_wr(dev, MT_CONNINFRA_SKU_DEC_ADDR, 0); in mt7986_wmac_wm_enable()
[all …]
H A Dmac.c84 mt76_wr(dev, MT_WTBLON_TOP_WDUCR, in mt7915_mac_wtbl_lmac_addr()
1156 mt76_wr(dev, MT_TMAC_ICR1(band), in mt7915_mac_set_timing()
1166 mt76_wr(dev, MT_TMAC_CDTR(band), cck + reg_offset); in mt7915_mac_set_timing()
1167 mt76_wr(dev, MT_TMAC_ODTR(band), ofdm + reg_offset); in mt7915_mac_set_timing()
1168 mt76_wr(dev, MT_TMAC_ICR0(band), in mt7915_mac_set_timing()
1302 mt76_wr(dev, MT_INT1_MASK_CSR, 0x0); in mt7915_mac_restart()
1303 mt76_wr(dev, MT_INT1_SOURCE_CSR, ~0); in mt7915_mac_restart()
1307 mt76_wr(dev, MT_PCIE_MAC_INT_ENABLE, 0x0); in mt7915_mac_restart()
1310 mt76_wr(dev, MT_PCIE1_MAC_INT_ENABLE, 0x0); in mt7915_mac_restart()
1312 mt76_wr(dev, MT_PCIE1_MAC_INT_ENABLE_MT7916, 0x0); in mt7915_mac_restart()
[all …]
H A Dtestmode.c363 mt76_wr(dev, reg_backup_list[i].band[band], b[i]); in mt7915_tm_reg_backup_restore()
383 mt76_wr(dev, MT_AGG_PCR0(band, 1), MT_AGG_PCR1_RTS0_NUM_THRES | in mt7915_tm_reg_backup_restore()
395 mt76_wr(dev, MT_TMAC_TFCR0(band), 0); in mt7915_tm_reg_backup_restore()
399 mt76_wr(dev, MT_WF_RFCR(band), 0xcf70a); in mt7915_tm_reg_backup_restore()
400 mt76_wr(dev, MT_WF_RFCR1(band), 0); in mt7915_tm_reg_backup_restore()
/linux/drivers/net/wireless/mediatek/mt76/mt7996/
H A Dinit.c304 mt76_wr(dev, MT_LED_EN(mphy->band_idx), 1); in mt7996_led_set_config()
309 mt76_wr(dev, MT_LED_TX_BLINK(mphy->band_idx), val); in mt7996_led_set_config()
324 mt76_wr(dev, MT_LED_CTRL(mphy->band_idx), val); in mt7996_led_set_config()
568 mt76_wr(dev, MT_WF_RMAC_RSVD0(band), MT_WF_RMAC_RSVD0_EIFS_CLR); in mt7996_mac_init_band()
769 mt76_wr(dev, MT_INT_PCIE1_MASK_CSR, MT_INT_TX_RX_DONE_EXT); in mt7996_register_phy()
858 mt76_wr(dev, MT_RRO_IND_CMD_SIGNATURE_BASE0, 0x15010e00); in mt7996_rro_hw_init_v3()
862 mt76_wr(dev, MT_RRO_IND_CMD_SIGNATURE_BASE0, 0); in mt7996_rro_hw_init_v3()
863 mt76_wr(dev, MT_RRO_IND_CMD_SIGNATURE_BASE1, 0); in mt7996_rro_hw_init_v3()
868 mt76_wr(dev, MT_RRO_PARTICULAR_CFG0, dev->wed_rro.session.phy_addr); in mt7996_rro_hw_init_v3()
871 mt76_wr(dev, MT_RRO_PARTICULAR_CFG1, in mt7996_rro_hw_init_v3()
[all …]
H A Dmmio.c715 mt76_wr(dev, MT_INT_MASK_CSR, mdev->mmio.irqmask); in mt7996_dual_hif_set_irq_mask()
716 mt76_wr(dev, MT_INT1_MASK_CSR, mdev->mmio.irqmask); in mt7996_dual_hif_set_irq_mask()
767 mt76_wr(dev, MT_INT_MASK_CSR, 0); in mt7996_irq_tasklet()
769 mt76_wr(dev, MT_INT1_MASK_CSR, 0); in mt7996_irq_tasklet()
773 mt76_wr(dev, MT_INT_SOURCE_CSR, intr); in mt7996_irq_tasklet()
777 mt76_wr(dev, MT_INT1_SOURCE_CSR, intr1); in mt7996_irq_tasklet()
800 mt76_wr(dev, MT_MCU_CMD, val); in mt7996_irq_tasklet()
815 mt76_wr(dev, MT_INT_MASK_CSR, 0); in mt7996_irq_handler()
821 mt76_wr(dev, MT_INT1_MASK_CSR, 0); in mt7996_irq_handler()
875 mt76_wr(dev, MT_INT_MASK_CSR, 0); in mt7996_mmio_probe()
H A Dmac.c69 mt76_wr(dev, MT_WTBLON_TOP_WDUCR, in mt7996_mac_wtbl_lmac_addr()
2076 mt76_wr(dev, MT_RRO_ACK_SN_CTRL, in mt7996_rro_rx_process()
2089 mt76_wr(dev, MT_RRO_ACK_SN_CTRL, in mt7996_rro_rx_process()
2142 mt76_wr(dev, MT_TMAC_CDTR(band_idx), cck + reg_offset); in mt7996_mac_set_coverage_class()
2143 mt76_wr(dev, MT_TMAC_ODTR(band_idx), ofdm + reg_offset); in mt7996_mac_set_coverage_class()
2293 mt76_wr(dev, MT_INT1_MASK_CSR, 0x0); in mt7996_mac_restart()
2294 mt76_wr(dev, MT_INT1_SOURCE_CSR, ~0); in mt7996_mac_restart()
2298 mt76_wr(dev, MT_PCIE_MAC_INT_ENABLE, 0x0); in mt7996_mac_restart()
2300 mt76_wr(dev, MT_PCIE1_MAC_INT_ENABLE, 0x0); in mt7996_mac_restart()
2345 mt76_wr(dev, MT_INT_MASK_CSR, dev->mt76.mmio.irqmask); in mt7996_mac_restart()
[all …]
/linux/drivers/net/wireless/mediatek/mt7601u/
H A Dtx.c293 mt76_wr(dev, MT_EDCA_CFG_AC(hw_q), val); in mt7601u_conf_tx()
298 mt76_wr(dev, MT_WMM_TXOP(hw_q), val); in mt7601u_conf_tx()
303 mt76_wr(dev, MT_WMM_AIFSN, val); in mt7601u_conf_tx()
308 mt76_wr(dev, MT_WMM_CWMIN, val); in mt7601u_conf_tx()
313 mt76_wr(dev, MT_WMM_CWMAX, val); in mt7601u_conf_tx()
H A Dmac.c22 mt76_wr(dev, MT_MAC_ADDR_DW0, get_unaligned_le32(dev->macaddr)); in mt7601u_set_macaddr()
23 mt76_wr(dev, MT_MAC_ADDR_DW1, get_unaligned_le16(dev->macaddr + 4) | in mt7601u_set_macaddr()
363 mt76_wr(dev, MT_WCID_ATTR(idx), attr); in mt7601u_mac_wcid_setup()
590 mt76_wr(dev, MT_SKEY_MODE(vif_idx), val); in mt76_mac_shared_key_setup()

12