| /linux/drivers/gpu/drm/amd/include/asic_reg/uvd/ |
| H A D | uvd_4_0_d.h | 93 #define mmUVD_VCPU_CACHE_SIZE2 0x3D3B macro
|
| H A D | uvd_4_2_d.h | 65 #define mmUVD_VCPU_CACHE_SIZE2 0x3d87 macro
|
| H A D | uvd_3_1_d.h | 67 #define mmUVD_VCPU_CACHE_SIZE2 0x3d87 macro
|
| H A D | uvd_5_0_d.h | 71 #define mmUVD_VCPU_CACHE_SIZE2 0x3d87 macro
|
| H A D | uvd_6_0_d.h | 87 #define mmUVD_VCPU_CACHE_SIZE2 0x3d87 macro
|
| H A D | uvd_7_0_offset.h | 188 #define mmUVD_VCPU_CACHE_SIZE2 … macro
|
| /linux/drivers/gpu/drm/amd/include/asic_reg/vcn/ |
| H A D | vcn_1_0_offset.h | 374 #define mmUVD_VCPU_CACHE_SIZE2 … macro
|
| H A D | vcn_2_5_offset.h | 695 #define mmUVD_VCPU_CACHE_SIZE2 … macro
|
| H A D | vcn_2_0_0_offset.h | 624 #define mmUVD_VCPU_CACHE_SIZE2 … macro
|
| H A D | vcn_3_0_0_offset.h | 1071 #define mmUVD_VCPU_CACHE_SIZE2 … macro
|
| /linux/drivers/gpu/drm/amd/amdgpu/ |
| H A D | uvd_v3_1.c | 260 WREG32(mmUVD_VCPU_CACHE_SIZE2, size); in uvd_v3_1_mc_resume()
|
| H A D | uvd_v4_2.c | 593 WREG32(mmUVD_VCPU_CACHE_SIZE2, size); in uvd_v4_2_mc_resume()
|
| H A D | vcn_v2_0.c | 415 WREG32_SOC15(UVD, 0, mmUVD_VCPU_CACHE_SIZE2, AMDGPU_VCN_CONTEXT_SIZE); in vcn_v2_0_mc_resume()
505 UVD, 0, mmUVD_VCPU_CACHE_SIZE2), AMDGPU_VCN_CONTEXT_SIZE, 0, indirect); in vcn_v2_0_mc_resume_dpg_mode()
1988 SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CACHE_SIZE2), in vcn_v2_0_start_sriov()
|
| H A D | uvd_v5_0.c | 305 WREG32(mmUVD_VCPU_CACHE_SIZE2, size); in uvd_v5_0_mc_resume()
|
| H A D | vcn_v2_5.c | 502 WREG32_SOC15(VCN, i, mmUVD_VCPU_CACHE_SIZE2, AMDGPU_VCN_CONTEXT_SIZE); in vcn_v2_5_mc_resume()
591 VCN, 0, mmUVD_VCPU_CACHE_SIZE2), AMDGPU_VCN_CONTEXT_SIZE, 0, indirect); in vcn_v2_5_mc_resume_dpg_mode()
1350 SOC15_REG_OFFSET(VCN, i, mmUVD_VCPU_CACHE_SIZE2), in vcn_v2_5_sriov_start()
|
| H A D | vcn_v3_0.c | 529 WREG32_SOC15(VCN, inst, mmUVD_VCPU_CACHE_SIZE2, AMDGPU_VCN_CONTEXT_SIZE); in vcn_v3_0_mc_resume()
617 VCN, inst_idx, mmUVD_VCPU_CACHE_SIZE2), AMDGPU_VCN_CONTEXT_SIZE, 0, indirect); in vcn_v3_0_mc_resume_dpg_mode()
1434 mmUVD_VCPU_CACHE_SIZE2), in vcn_v3_0_start_sriov()
|
| H A D | uvd_v7_0.c | 716 WREG32_SOC15(UVD, i, mmUVD_VCPU_CACHE_SIZE2, in uvd_v7_0_mc_resume()
859 MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CACHE_SIZE2), in uvd_v7_0_sriov_start()
|
| H A D | vcn_v1_0.c | 385 WREG32_SOC15(UVD, 0, mmUVD_VCPU_CACHE_SIZE2, AMDGPU_VCN_CONTEXT_SIZE); in vcn_v1_0_mc_resume_spg_mode()
459 WREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_VCPU_CACHE_SIZE2, AMDGPU_VCN_CONTEXT_SIZE, in vcn_v1_0_mc_resume_dpg_mode()
|
| H A D | uvd_v6_0.c | 629 WREG32(mmUVD_VCPU_CACHE_SIZE2, size); in uvd_v6_0_mc_resume()
|