| /linux/drivers/gpu/drm/amd/include/asic_reg/uvd/ |
| H A D | uvd_4_0_d.h | 92 #define mmUVD_VCPU_CACHE_SIZE1 0x3D39 macro
|
| H A D | uvd_4_2_d.h | 63 #define mmUVD_VCPU_CACHE_SIZE1 0x3d85 macro
|
| H A D | uvd_3_1_d.h | 65 #define mmUVD_VCPU_CACHE_SIZE1 0x3d85 macro
|
| H A D | uvd_5_0_d.h | 69 #define mmUVD_VCPU_CACHE_SIZE1 0x3d85 macro
|
| H A D | uvd_6_0_d.h | 85 #define mmUVD_VCPU_CACHE_SIZE1 0x3d85 macro
|
| H A D | uvd_7_0_offset.h | 184 #define mmUVD_VCPU_CACHE_SIZE1 … macro
|
| /linux/drivers/gpu/drm/amd/include/asic_reg/vcn/ |
| H A D | vcn_1_0_offset.h | 370 #define mmUVD_VCPU_CACHE_SIZE1 … macro
|
| H A D | vcn_2_5_offset.h | 691 #define mmUVD_VCPU_CACHE_SIZE1 … macro
|
| H A D | vcn_2_0_0_offset.h | 620 #define mmUVD_VCPU_CACHE_SIZE1 … macro
|
| H A D | vcn_3_0_0_offset.h | 1067 #define mmUVD_VCPU_CACHE_SIZE1 … macro
|
| /linux/drivers/gpu/drm/amd/amdgpu/ |
| H A D | uvd_v3_1.c | 254 WREG32(mmUVD_VCPU_CACHE_SIZE1, size); in uvd_v3_1_mc_resume()
|
| H A D | uvd_v4_2.c | 587 WREG32(mmUVD_VCPU_CACHE_SIZE1, size); in uvd_v4_2_mc_resume()
|
| H A D | vcn_v2_0.c | 407 WREG32_SOC15(UVD, 0, mmUVD_VCPU_CACHE_SIZE1, AMDGPU_VCN_STACK_SIZE); in vcn_v2_0_mc_resume()
493 UVD, 0, mmUVD_VCPU_CACHE_SIZE1), AMDGPU_VCN_STACK_SIZE, 0, indirect); in vcn_v2_0_mc_resume_dpg_mode()
1971 SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CACHE_SIZE1), in vcn_v2_0_start_sriov()
|
| H A D | uvd_v5_0.c | 299 WREG32(mmUVD_VCPU_CACHE_SIZE1, size); in uvd_v5_0_mc_resume()
|
| H A D | vcn_v2_5.c | 494 WREG32_SOC15(VCN, i, mmUVD_VCPU_CACHE_SIZE1, AMDGPU_VCN_STACK_SIZE); in vcn_v2_5_mc_resume()
579 VCN, 0, mmUVD_VCPU_CACHE_SIZE1), AMDGPU_VCN_STACK_SIZE, 0, indirect); in vcn_v2_5_mc_resume_dpg_mode()
1334 SOC15_REG_OFFSET(VCN, i, mmUVD_VCPU_CACHE_SIZE1), in vcn_v2_5_sriov_start()
|
| H A D | vcn_v3_0.c | 521 WREG32_SOC15(VCN, inst, mmUVD_VCPU_CACHE_SIZE1, AMDGPU_VCN_STACK_SIZE); in vcn_v3_0_mc_resume()
605 VCN, inst_idx, mmUVD_VCPU_CACHE_SIZE1), AMDGPU_VCN_STACK_SIZE, 0, indirect); in vcn_v3_0_mc_resume_dpg_mode()
1419 mmUVD_VCPU_CACHE_SIZE1), in vcn_v3_0_start_sriov()
|
| H A D | uvd_v7_0.c | 709 WREG32_SOC15(UVD, i, mmUVD_VCPU_CACHE_SIZE1, AMDGPU_UVD_HEAP_SIZE); in uvd_v7_0_mc_resume()
852 …MMSCH_V1_0_INSERT_DIRECT_WT(SOC15_REG_OFFSET(UVD, i, mmUVD_VCPU_CACHE_SIZE1), AMDGPU_UVD_HEAP_SIZE… in uvd_v7_0_sriov_start()
|
| H A D | vcn_v1_0.c | 377 WREG32_SOC15(UVD, 0, mmUVD_VCPU_CACHE_SIZE1, AMDGPU_VCN_STACK_SIZE); in vcn_v1_0_mc_resume_spg_mode()
448 WREG32_SOC15_DPG_MODE_1_0(UVD, 0, mmUVD_VCPU_CACHE_SIZE1, AMDGPU_VCN_STACK_SIZE, in vcn_v1_0_mc_resume_dpg_mode()
|
| H A D | uvd_v6_0.c | 623 WREG32(mmUVD_VCPU_CACHE_SIZE1, size); in uvd_v6_0_mc_resume()
|