Home
last modified time | relevance | path

Searched refs:mmUVD_PGFSM_STATUS (Results 1 – 10 of 10) sorted by relevance

/linux/drivers/gpu/drm/amd/amdgpu/
H A Djpeg_v3_0.c269 mmUVD_PGFSM_STATUS, UVD_PGFSM_STATUS_UVDJ_PWR_ON, in jpeg_v3_0_disable_static_power_gating()
303 r = SOC15_WAIT_ON_RREG(JPEG, 0, mmUVD_PGFSM_STATUS, in jpeg_v3_0_enable_static_power_gating()
H A Djpeg_v2_0.c212 mmUVD_PGFSM_STATUS, UVD_PGFSM_STATUS_UVDJ_PWR_ON, in jpeg_v2_0_disable_power_gating()
242 r = SOC15_WAIT_ON_RREG(JPEG, 0, mmUVD_PGFSM_STATUS, in jpeg_v2_0_enable_power_gating()
H A Dvcn_v1_0.c77 SOC15_REG_ENTRY_STR(VCN, 0, mmUVD_PGFSM_STATUS),
755 SOC15_WAIT_ON_RREG(VCN, 0, mmUVD_PGFSM_STATUS, UVD_PGFSM_STATUS__UVDM_UVDU_PWR_ON, 0xFFFFFF); in vcn_1_0_disable_static_power_gating()
769 SOC15_WAIT_ON_RREG(VCN, 0, mmUVD_PGFSM_STATUS, 0, 0xFFFFFFFF); in vcn_1_0_disable_static_power_gating()
819 SOC15_WAIT_ON_RREG(VCN, 0, mmUVD_PGFSM_STATUS, data, 0xFFFFFFFF); in vcn_1_0_enable_static_power_gating()
H A Dvcn_v2_0.c85 SOC15_REG_ENTRY_STR(VCN, 0, mmUVD_PGFSM_STATUS),
766 SOC15_WAIT_ON_RREG(VCN, 0, mmUVD_PGFSM_STATUS, in vcn_v2_0_disable_static_power_gating()
780 SOC15_WAIT_ON_RREG(VCN, 0, mmUVD_PGFSM_STATUS, 0, 0xFFFFF); in vcn_v2_0_disable_static_power_gating()
833 SOC15_WAIT_ON_RREG(VCN, 0, mmUVD_PGFSM_STATUS, data, 0xFFFFF); in vcn_v2_0_enable_static_power_gating()
H A Dvcn_v3_0.c92 SOC15_REG_ENTRY_STR(VCN, 0, mmUVD_PGFSM_STATUS),
658 SOC15_WAIT_ON_RREG(VCN, inst, mmUVD_PGFSM_STATUS, in vcn_v3_0_disable_static_power_gating()
676 SOC15_WAIT_ON_RREG(VCN, inst, mmUVD_PGFSM_STATUS, 0, 0x3F3FFFFF); in vcn_v3_0_disable_static_power_gating()
729 SOC15_WAIT_ON_RREG(VCN, inst, mmUVD_PGFSM_STATUS, data, 0x3F3FFFFF); in vcn_v3_0_enable_static_power_gating()
H A Dvcn_v2_5.c88 SOC15_REG_ENTRY_STR(VCN, 0, mmUVD_PGFSM_STATUS),
/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_1_0_offset.h30 #define mmUVD_PGFSM_STATUS … macro
H A Dvcn_2_5_offset.h397 #define mmUVD_PGFSM_STATUS … macro
H A Dvcn_2_0_0_offset.h382 #define mmUVD_PGFSM_STATUS … macro
H A Dvcn_3_0_0_offset.h665 #define mmUVD_PGFSM_STATUS … macro